Datasheet
Rev. D | Page 6 of 48 | May 2012
ADSP-TS203S
The host interface supports burst transactions initiated by a host
processor. After the host issues the starting address of the burst
and asserts the BRST
signal, the processor increments the
address internally while the host continues to assert BRST
.
The host interface provides a deadlock recovery mechanism that
enables a host to recover from deadlock situations involving the
processor. The BOFF
signal provides the deadlock recovery
mechanism. When the host asserts BOFF
, the processor backs
off the current transaction and asserts HBG
and relinquishes the
external bus.
The host can directly read or write the internal memory of the
ADSP-TS203S processor, and it can access most of the proces-
sor registers, including DMA control (TCB) registers. Vector
interrupts support efficient execution of host commands.
Multiprocessor Interface
The processor offers powerful features tailored to multiprocess-
ing processor systems through the external port and link ports.
This multiprocessing capability provides the highest bandwidth
for interprocessor communication, including
• Up to eight DSPs on a common bus
• On-chip arbitration for glueless multiprocessing
• Link ports for point-to-point communication
The external port and link ports provide integrated, glueless
multiprocessing support.
Figure 2. ADSP-TS203S Memory Map
RESERVED
INTERNAL REGISTERS (UREGS)
INTERNAL MEMORY BLOCK 4
INTERNAL MEMORY BLOCK 2
INTERNAL MEMORY BLOCK 0
0x0 3FFFFFF
0x001E0000
0x001E03FF
0x000C7FFF
0x0 00 C 000 0
0x 000 87FFF
0x00080000
0x 000 47FFF
0x00040000
0x 000 07 FFF
0 x0 00 000 00
INTERNAL SPACE
PROCESSOR ID 7
PROCESSOR ID 6
PROCESSOR ID 5
PROCESSOR ID 4
PROCESSOR ID 3
PROCESSOR ID 2
PROCESSOR ID 1
PROCESSOR ID 0
BROADCAST
HOST (MS H)
BANK 1(MS1 )
BANK 0(MS0 )
MSSD BANK 0 (MS SD0)
INTERNAL MEMORY
0x50000000
0 x4 00000 00
0x38000000
0x30000000
0x2C000000
0x28000000
0x24000000
0x20000000
0x1C000000
0x18000000
0x14000000
0x10000000
0x0C000000
0x03FFFFFF
0x00000000
GLOBAL SPACE
0xFFFFFFFF
M
U
L
T
I
P
R
O
C
E
S
S
O
R
M
E
M
O
R
Y
S
P
A
C
E
E
X
T
E
R
N
A
L
M
E
M
O
R
Y
S
P
A
C
E
EACH IS A COPY
OF INTERNAL SPACE
RESERVED
INTERNAL MEMORY BLOCK 6
RESERVED
RESERVED
SOC REGISTERS (UREGS)
0x 00 1F00 00
0 x00 1F03 FF
MSSD BANK 1 (MS SD1)
MSSD BANK 2 (MS SD 2)
MSSD BANK 3 (MS SD3)
0x60000000
0x70000000
0x80000000
RE SER V ED
RE SER V ED
RE SER V ED
RE SER V ED
0x54000000
0 x4 40000 00
0x64000000
0x74000000
RESERVED
RESERVED
RESERVED