Datasheet

ADSP-TS101S
Rev. C | Page 21 of 48 | May 2009
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed in Table 19 may cause perma-
nent damage to the device. These are stress ratings only;
functional operation of the device at these or any other condi-
tions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device
reliability.
ESD CAUTION
PACKAGE INFORMATION
The information presented in Figure 7 provide details about the
package branding for the ADSP-TS101S processors. For a com-
plete listing of product availability, see Ordering Guide on
Page 45.
TIMING SPECIFICATIONS
With the exception of link port, IRQ3–0, DMAR3–0, TMR0E,
FLAG3–0 (input), and TRST
pins, all ac timing for the ADSP-
TS101S is relative to a reference clock edge. Because input
setup/hold, output valid/hold, and output enable/disable times
are relative to a clock edge, the timing data for the ADSP-
TS101S has few calculated (formula-based) values. For informa-
tion on ac timing, see General AC Timing. For information on
link port transfer timing, see Link Ports Data Transfer and
Token Switch Timing on Page 29.
General AC Timing
Timing is measured on signals when they cross the 1.5 V level as
described in Figure 16 on Page 28. All delays (in nanoseconds)
are measured between the point that the first signal reaches
1.5 V and the point that the second signal reaches 1.5 V.
The ac asynchronous timing data for the IRQ3–0
, DMAR3–0,
TMR0E, FLAG3–0 (input), and TRST
pins appears in Table 21.
The general ac timing data appears in Table 21, Table 29, and
Table 30. All ac specifications are measured with the load speci-
fied in Figure 8, and with the output drive strength set to
strength 4. Output valid and hold are based on standard capaci-
tive loads: 30 pF on all pins. The delay and hold specifications
given should be derated by a drive strength related factor for
loads other than the nominal value of 30 pF.
In order to calculate the output valid and hold times for differ-
ent load conditions and/or output drive strengths, refer to
Figure 32 on Page 34 through Figure 39 on Page 36 (Rise and
Fall Time vs. Load Capacitance) and Figure 40 on Page 36 (Out-
put Valid vs. Load Capacitance and Drive Strength).
Table 17. Absolute Maximum Ratings
Parameter Rating
Internal (Core) Supply Voltage (V
DDINT
) –0.3 V to +1.40 V
Analog (PLL) Supply Voltage (V
DD_A
) –0.3 V to +1.40 V
External (I/O) Supply Voltage (V
DDEXT
) –0.3 V to +4.6 V
Input Voltage –0.5 V to V
DD _IO
+ 0.5 V
Output Voltage Swing –0.5 V to V
DD _IO
+ 0.5 V
Storage Temperature Range –65C to +150C
Figure 7. Typical Package Brand
ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge
without detection. Although this product features
patented or proprietary protection circuitry, damage
may occur on devices subjected to high energy ESD.
Therefore, proper ESD precautions should be taken to
avoid
performance degradation or loss of functionality.
LLLLLLLLL-L 2.0
tppZ-ccc
T
ADSP-TS101S
a
yyww countr y_of_origin
vvvvv
Table 18. Package Brand Information
Brand Key Field Description
t Temperature Range
pp Package Type
Z Lead Free Option (optional)
ccc See Ordering Guide
LLLLLLLLL-L Silicon Lot Number
R.R Silicon Revision
yyww Date Code
vvvvvv Assembly Lot Code
Figure 8. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
1.5V
TO
OUTPUT
PIN
30pF
50⍀