Datasheet

ADSP-TS101S
Rev. C | Page 17 of 48 | May 2009
TDO O/T nc
1
Test Data Output (JTAG). A serial data output of the scan path.
TMS
2
I (pu
3
)nc
1
Test Mode Select (JTAG). Used to control the test state machine.
TRST
2
I/A (pu
3
) au Test Reset (JTAG). Resets the test state machine. TRST must be asserted or pulsed low after
power-up for proper device operation.
1
See the reference Page 11 to the JTAG emulation technical reference EE-68.
2
The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
3
See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
Table 10. Pin Definitions—Flags, Interrupts, and Timer
Signal Type Term Description
FLAG3–0
1
I/O/A (pd
2
) nc FLAG pins. Bidirectional input/output pins can be used as program conditions. Each pin can be
configured individually for input or for output. FLAG3–0 are inputs after power-up and reset.
IRQ3–0
3
I/A (pu
2
) nc Interrupt Request. When asserted, the DSP generates an interrupt. Each of the IRQ3–0 pins can
be independently set for edge triggered or level sensitive operation. After reset, these pins are
disabled unless the IRQ3–0
strap option is initialized for booting.
TMR0E
1
O (pd
2
) au Timer 0 expires. This output pulses for four SCLK cycles whenever timer 0 expires. At reset this
is a strap pin. For additional information, see Table 16 on Page 19.
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k
; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k
 to V
SS
; epu = external pull-up approximately 10 k
to V
DD-IO
, nc = not connected; au = always used.
1
The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
2
See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
3
The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
Table 11. Pin Definitions—Link Ports
Signal Type Term Description
L0DAT7–0
1
I/O nc Link0 Data 7–0
L1DAT7–0
1
I/O nc Link1 Data 7–0
L2DAT7–0
1
I/O nc Link2 Data 7–0
L3DAT7–0
1
I/O nc Link3 Data 7–0
L0CLKOUT O nc Link0 Clock/Acknowledge Output
L1CLKOUT O nc Link1 Clock/Acknowledge Output
L2CLKOUT O nc Link2 Clock/Acknowledge Output
L3CLKOUT O nc Link3 Clock/Acknowledge Output
L0CLKIN I/A epu Link0 Clock/Acknowledge Input
L1CLKIN I/A epu Link1 Clock/Acknowledge Input
L2CLKIN I/A epu Link2 Clock/Acknowledge Input
L3CLKIN I/A epu Link3 Clock/Acknowledge Input
L0DIR O nc Link0 Direction. (0 = input, 1 = output)
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k
; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k
 to V
SS
; epu = external pull-up approximately 10 k
to V
DD-IO
, nc = not connected; au = always used.
Table 9. Pin Definitions—JTAG Port (Continued)
Signal Type Term Description
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k
; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k
 to V
SS
; epu = external pull-up approximately 10 k
to V
DD-IO
, nc = not connected; au = always used.