Datasheet
For current information contact Analog Devices at 800/262-5643
ADSP-2196 September 2001
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
44 REV. PrA
Serial Port (SPORT) Frame Synch Timing
Table 19 and Figure 22 describe SPORT frame synch operations.
To determine whether communication is possible between two devices at clock speed n, the following specifications must
be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3)
R/TCLK width.
Table 19. Serial Port (SPORT) Frame Synch Timing
Parameter Description Min Max Unit
Switching Characteristics
t
HOFSE
RFS Hold after RCLK (Internally Generated RFS)
1
1
Referenced to drive edge.
12.4 ns
t
HOFSI
TFS Hold after TCLK (Internally Generated TFS)
1
12.2 ns
t
DDTENFS
Data Enable from late FS or MCE = 1, MFD = 0
2
2
MCE = 1, TFS enable and TFS valid follow t
DDTLFSE
and t
DDTENFS
.
4.7 ns
t
DDTLFSE
Data Delay from Late External TFS or External RFS with
MCE = 1, MFD = 0
3
4.7 ns
t
HDTE
Transmit Data Hold after TCLK (external clk)
1
12.4 ns
t
HDTI
Transmit Data Hold after TCLK (internal clk)
1
012.2ns
t
DDTE
Transmit Data Delay after TCLK (external clk)
1
012.2ns
t
DDTI
Transmit Data Delay after TCLK (internal clk)
1
011.1ns
Timing Requirements
t
SFSE
TFS/RFS Setup before TCLK/RCLK (external clk)
3
3
Referenced to sample edge.
–0.6 TBD ns
t
SFSI
TFS/RFS Setup before TCLK/RCLK (internal clk)
3
–0.6 TBD ns