Datasheet
For current information contact Analog Devices at 800/262-5643
ADSP-2196 September 2001
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
34 REV. PrA
Host Port ALE Mode Write Cycle Timing
Table 14 and Figure 17 describe host port write operations in Address Latch Enable (ALE) mode. For more information
on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description on page 10.
Table 14. Host Port ALE Mode Write Cycle Timing
Parameter Description Min Max Unit
Switching Characteristics
t
WHKS
HWR asserted to HACK asserted (setup, ACK Mode) 0.6 0.6+t
NH
1
1
t
NH
are peripheral bus latencies (nt
HCLK
); these are internal DSP latencies related to the number of peripherals attempting to access DSP memory at
the same time.
ns
t
WHKH
HWR de-asserted to HACK de-asserted (hold, ACK Mode) 2ns
t
WHS
HWR asserted to HACK asserted (setup, Ready Mode) 0.6 ns
t
WHH
HWR asserted to HACK de-asserted (hold, Ready Mode) 2+t
NH
1
ns
Timing Requirements
t
CSAL
HCMS or HCIOMS asserted to HALE asserted 0ns
t
ALPW
HALE asserted pulsewidth 4 ns
t
ALCSW
HALE de-asserted to HCMS or HCIOMS de-asserted 1 ns
t
WCSW
HWR de-asserted to HCMS or HCIOMS de-asserted 1 ns
t
ALW
HALE de-asserted to HWR asserted 1 ns
t
WCS
HWR de-asserted (after last byte) to HCMS or
HCIOMS
de-asserted (ready for next write)
1ns
t
HKWD
HACK asserted to HWR de-asserted (hold, ACK Mode) 1.5 ns
t
AALS
Address valid to HALE de-asserted (setup) 4 ns
t
ALAH
HALE de-asserted to address invalid (hold) 1.5 ns
t
DWS
Data valid to HWR de-asserted (setup) 4 ns
t
WDH
HWR de-asserted to data invalid (hold) 1 ns