Datasheet

ADP5041 Data Sheet
Rev. 0 | Page 40 of 40
OUTLINE DIMENSIONS
0.50
BSC
0.50
0.40
0.30
0.30
0.25
0.20
COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.
061609-B
BOTTOM VIEWTOP VIEW
EXPOSED
PAD
P
I
N
1
I
N
D
I
C
A
T
O
R
4.10
4.00 SQ
3.90
SEATING
PLANE
0.80
0.75
0.70
0.05 MAX
0.02 NOM
0.20 REF
0.25 MIN
COPLANARITY
0.08
PIN 1
INDICATOR
2.65
2.50 SQ
2.35
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
1
20
6
10
11
15
16
5
Figure 115. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
4 mm × 4 mm Body, Very Very Thin Quad
(CP-20-10)
Dimensions shown in millimeters
ORDERING GUIDE
Model
1
Settings Temperature Range Package Description
Package
Option
ADP5041ACPZ-1-R7 WD t
OUT
= 1.6 sec T
J
= −40°C to +125°C 20-Lead LFCSP_WQ CP-20-10
Min reset t
OUT
= 160 ms
V
UVLO
= 2.15 V
Discharge resistors
enabled
ADP5041CP-1-EVALZ Evaluation Board
1
Z = RoHS Compliant Part.
©2011 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D09652-0-12/11(0)