Datasheet

EVAL-ADP5020
Rev. 0 | Page 19 of 24
PCB LAYOUT
Evaluation Board Layout
07794-028
Figure 28. Top Layer
07794-029
Figure 29. Inner Layer 1
07794-030
Figure 30. Inner Layer 2
07794-031
Figure 31. Bottom Layer