Datasheet
ADP320
Rev. A | Page 20 of 20
OUTLINE DIMENSIONS
3.10
3.00 SQ
2.90
0.30
0.25
0.20
1.65
1.50 SQ
1.45
091609-A
1
0.50
BSC
BOTTOM VIEWTOP VIEW
16
5
8
9
12
13
4
EXPOSED
PAD
P
I
N
1
I
N
D
I
C
A
T
O
R
0.50
0.40
0.30
SEATING
PLANE
0.05 MAX
0.02 NOM
0.20 REF
0.20 MIN
COPLANARITY
0.08
PIN 1
INDICATOR
0.80
0.75
0.70
COMPLIANT
TO
JEDEC STANDARDS MO-229.
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
Figure 53. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
3 mm × 3 mm Body, Very, Very Thin Quad
(CP-16-27)
Dimensions shown in millimeters
ORDERING GUIDE
Model
1
Temperature Range Output Voltage (V)
2
Package Description Package Option Branding
ADP320ACPZ331815R7
−40°C to +125°C
3.3, 1.8, 1.5
16-Lead LFCSP_WQ
CP-16-27 LGP
ADP320ACPZ-110-R7
−40°C to +125°C
3.3, 3.3, 1.5
16-Lead LFCSP_WQ
CP-16-27 L15
1
Z = RoHS Compliant Part.
2
For additional voltage options, contact a local sales or distribution representative.
©2010–2011 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D09874-0-4/11(A)