Datasheet

ManualsBrandsANALOG DEVICES ManualsInterface ICsInterface IC - drivers LVDS 1/0 SOIC 8

Single, 3 V, CMOS, LVDS,

High Speed Differential Driver

ADN4661

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com

FEATURES

±15 kV ESD protection on output pins

600 Mbps (300 MHz) switching rates

Flow-through pinout simplifies PCB layout

300 ps typical differential skew

700 ps maximum differential skew

1.5 ns maximum propagation delay

3.3 V power supply

±355 mV differential signaling

Low power dissipation: 23 mW typical

Interoperable with existing 5 V LVDS receivers

Conforms to TIA/EIA-644 LVDS standards

Industrial operating temperature range (−40°C to +85°C)

Available in surface-mount (SOIC) package

APPLICATIONS

Backplane data transmission

Cable data transmission

Clock distribution

FUNCTIONAL BLOCK DIAGRAM

ADN4661

OUT+

OUT–

GNDNC NC NC

07876-001

NC = NO CONNECT

Figure 1.

GENERAL DESCRIPTION

The ADN4661 is a single, CMOS, low voltage differential

signaling (LVDS) line driver offering data rates of over

600 Mbps (300 MHz) and ultra-low power consumption.

It features a flow-through pinout for easy PCB layout and

separation of input and output signals.

The device accepts low voltage TTL/CMOS logic signals and

converts them to a differential current output of typically

±3.1 mA for driving a transmission medium such as a twisted-

pair cable. The transmitted signal develops a differential voltage

of typically ±355 mV across a termination resistor at the receiv-

ing end, and this is converted back to a TTL/CMOS logic level

by a line receiver.

The ADN4661 and a companion LVDS receiver offer a new

solution to high speed point-to-point data transmission, and a

low power alternative to emitter-coupled logic (ECL) or positive

emitter-coupled logic (PECL).

Summary of content (12 pages)

PAGE 1
Single, 3 V, CMOS, LVDS, High Speed Differential Driver ADN4661 ±15 kV ESD protection on output pins 600 Mbps (300 MHz) switching rates Flow-through pinout simplifies PCB layout 300 ps typical differential skew 700 ps maximum differential skew 1.5 ns maximum propagation delay 3.
PAGE 2
ADN4661 TABLE OF CONTENTS Features .............................................................................................. 1 ESD Caution...................................................................................5 Applications ....................................................................................... 1 Pin Configuration and Function Descriptions..............................6 Functional Block Diagram ..............................................................
PAGE 3
ADN4661 SPECIFICATIONS VCC = 3 V to 3.6 V; RL = 100 Ω; CL = 15 pF to GND; all specifications TMIN to TMAX, unless otherwise noted. Table 1.
PAGE 4
ADN4661 AC CHARACTERISTICS VCC = 3 V to 3.6 V; RL = 100 Ω; CL 1 = 15 pF to GND; all specifications TMIN to TMAX, unless otherwise noted. Table 2. Parameter 2 Differential Propagation Delay High to Low Differential Propagation Delay Low to High Differential Pulse Skew |tPHLD − tPLHD| 5 Differential Part-to-Part Skew 6 Differential Part-to-Part Skew 7 Rise Time Fall Time Maximum Operating Frequency 8 Symbol tPHLD tPLHD tSKD1 tSKD3 tSKD4 tTLH tTHL fMAX Min 0.3 0.3 0 0 0 0.2 0.2 Typ 0.8 1.1 0.3 Max 1.5 1.
PAGE 5
ADN4661 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. All voltages are relative to their respective ground. Table 3. Parameter VCC to GND Input Voltage (DIN) to GND Output Voltage (DOUT+, DOUT−) to GND Short-Circuit Duration (DOUT+, DOUT−) to GND Operating Temperature Range Industrial Storage Temperature Range Junction Temperature (TJ max) Power Dissipation SOIC Package θJA Thermal Impedance Reflow Soldering Peak Temperature Pb-Free Rating −0.3 V to +4 V −0.3 V to VCC + 0.3 V −0.
PAGE 6
ADN4661 VCC 1 DIN 2 NC 3 ADN4661 TOP VIEW GND 4 (Not to Scale) 8 DOUT– 7 DOUT+ 6 NC 5 NC NC = NO CONNECT 07876-005 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 5. Pin Configuration Table 4. Pin Function Descriptions Pin No. 1 Mnemonic VCC 2 3 4 5 6 7 8 DIN NC GND NC NC DOUT+ DOUT− Description Power Supply Input. The part can be operated from 3.0 V to 3.6 V, and the supply should be decoupled with a 10 μF solid tantalum capacitor in parallel with a 0.1 μF capacitor to GND.
PAGE 7
ADN4661 TYPICAL PERFORMANCE CHARACTERISTICS 325.0 1.414 1.413 3.2 3.3 3.4 3.5 3.6 POWER SUPPLY VOLTAGE, VCC (V) DIFFERENTIAL OUTPUT VOLTAGE, VOD (mV) 3.3 3.4 3.5 3.6 POWER SUPPLY VOLTAGE, VCC (V) OFFSET VOLTAGE, VOS (mV) 3.3 3.4 3.5 3.6 3.6 400 350 300 100 110 120 130 140 150 POWER SUPPLY VOLTAGE, VCC (V) TA = 25°C RL = 100Ω 1.251 1.250 1.249 3.0 07876-008 SHORT-CIRCUIT CURRENT, I OS (mA) –4.1 3.2 3.5 450 1.252 TA = 25°C VIN = GND OR VCC VOUT = 0V 3.1 3.
PAGE 8
ADN4661 1200 15 13 11 9 7 1 10 100 SWITCHING FREQUENCY (MHz) 1k DIFFERENTIAL PROPAGATION DELAY (ns) 8.0 7.5 7.0 3.3 POWER SUPPLY VOLTAGE, VCC (V) 3.6 DIFFERENTIAL SKEW, tSKD1 (ps) 7 6 85 3.6 tPLHD tPHLD 1000 –20 0 20 40 60 80 100 TA = 25°C f = 1MHz CL = 15pF RL = 100Ω 80 60 40 20 0 3.0 07876-014 POWER SUPPLY CURRENT, ICC (mA) 3.5 1100 100 VCC = 3.3V f = 1MHz VIN = 0V CL = 15pF RL = 100Ω 10 35 60 AMBIENT TEMPERATURE, TA (°C) 3.4 Figure 16. Differential Propagation Delay vs.
PAGE 9
ADN4661 400 VCC = 3.3V f = 1MHz CL = 15pF RL = 100Ω TRANSITION TIME (ps) 40 30 20 380 tTLH 360 tTHL –20 0 20 40 60 80 100 AMBIENT TEMPERATURE, TA (°C) 320 –40 380 tTLH tTHL 3.1 3.2 3.3 3.4 3.5 POWER SUPPLY VOLTAGE, VCC (V) 3.6 07876-019 340 320 3.0 20 40 60 80 Figure 20. Transition Time vs. Ambient Temperature TA = 25°C f = 1MHz CL = 15pF RL = 100Ω 360 0 AMBIENT TEMPERATURE, TA (°C) Figure 18. Differential Skew vs. Ambient Temperature 400 –20 Figure 19.
PAGE 10
ADN4661 THEORY OF OPERATION When DIN is high (Logic 1), current flows out of the DOUT+ pin (current source) through RT and back to the DOUT− pin (current sink). At the receiver, this current develops a positive differential voltage across RT (with respect to the inverting input) and results in a Logic 1 at the receiver output. When DIN is low (Logic 0), DOUT+ sinks current and DOUT− sources current. A negative differential voltage across RT results in a Logic 0 at the receiver output.
PAGE 11
ADN4661 OUTLINE DIMENSIONS 5.00 (0.1968) 4.80 (0.1890) 8 1 5 6.20 (0.2441) 5.80 (0.2284) 4 1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0040) COPLANARITY 0.10 SEATING PLANE 0.50 (0.0196) 0.25 (0.0099) 1.75 (0.0688) 1.35 (0.0532) 0.51 (0.0201) 0.31 (0.0122) 45° 8° 0° 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.