Datasheet
ADL5315
Rev. 0 | Page 14 of 20
10m1μ 10μ 100μ 1m
2.2
0
100p 1n
I
INPT
(A)
V
SET
VOLTAGE (V)
05694-036
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
10n 100n
Figure 28. V
SET
Voltage vs. I
INPT
when
RLIM Is Configured for Automatic Photodiode Biasing
2.2
0
021
1098
I
INPT
(mA)
V
SET
VOLTAGE (V)
1.4
1.6
1.8
2.0
1.2
0.2
0.4
0.6
0.8
1.0
34 5 67
05694-037
Figure 29. V
SET
Voltage vs. I
INPT
when
RLIM Is Configured for Automatic Photodiode Biasing
Figure 28 and Figure 29 show the performance of the circuit in
Figure 27. The reverse bias across the photodiode is held at a
low value for small input currents to minimize dark current.
The V
SET
voltage increases in a linear manner at the higher input
currents to maintain accurate photodiode responsivity. The
minimum bias level for the configuration above is ~200 mV.
CHARACTERIZATION METHODS
During characterization, the ADL5315 was treated as a
precision 1:1 current mirror. To make accurate measurements
throughout the six-decade current range, calibrated Keithley
236 current sources were used to create and measure the test
currents. Measurements at low currents are very susceptible to
leakage to the ground plane. To minimize leakage on the
characterization board, the VSET pin is connected to traces that
buffer V
INPT
from ground. These traces are connected to the
triax guard connector to provide buffering along the cabling.
The primary characterization setup shown in
Figure 30 is used
to perform all static measurements, including mirror linearity
between I
INPT
and I
OUT
, V
INPT
variation vs. I
INPT
, supply current, and
I
INPT
current limiting. Component selection of the characterization
board is similar to that of the evaluation board, except that triax
connectors are used instead of SMA. To measure pulse response,
noise, and small signal bandwidth, more specialized test setups
are used.
KEITHLEY 236
KEITHLEY 236
05694-025
ADL5315
CHARACTERIZATION BOARD
VPOS VSET SREF COMM
IOUT
DC SUPPLIES/DMM
INPT
Figure 30. Primary Characterization Setup
The setup in Figure 31 is used to measure the output current
noise of the ADL5315. Batteries are used in numerous places to
minimize introduced noise and remove the uncertainty
resulting from the use of multiple dc supplies. In application,
properly bypassed dc supplies provide similar results. The load
resistor is chosen for each current to maximize signal-to-noise
ratio while maintaining measurement system bandwidth (when
combined with the low capacitance JFET buffer). The custom
LNA is used to overcome noise floor limitations in the
HP89410A signal analyzer.