Datasheet

ManualsBrandsANALOG DEVICES ManualsInterface ICsInterface IC - analogue switches SOT 23 8

CMOS, ±5 V/+5 V,

4 Ω, Single SPDT Switch

ADG619-EP

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

FEATURES

14 Ω (maximum) on resistance

1.4 Ω (maximum) on-resistance flatness

2.7 V to 5.5 V single supply

±2.7 V to ±5.5 V dual supply

Rail-to-rail operation

8-lead SOT-23

Typical power consumption (<0.1 μW)

TTL-/CMOS-compatible inputs

Supports defense and aerospace applications

(AQEC standard)

Military temperature range: −55°C to +125°C

Controlled manufacturing baseline

One assembly and test site

One fabrication site

Enhanced product change notification

Qualification data available on request

APPLICATIONS

Automatic test equipment

Power routing

Communication systems

Data acquisition systems

Sample-and-hold systems

Avionics

Relay replacement

Battery-powered systems

FUNCTIONAL BLOCK DIAGRAM

ADG619-EP

NOTES

1. SWITCHES SHOWN FOR

A LOGIC 1 INPUT.

08844-001

Figure 1.

GENERAL DESCRIPTION

The ADG619-EP is a monolithic, CMOS single-pole double-

throw (SPDT) switch.

The ADG619-EP offers a low on resistance of 4 Ω, which is

matched to within 0.7 Ω between channels. These switches also

provide low power dissipation, yet result in high switching

speeds. The ADG619-EP exhibits break-before-make switching

action, thus preventing momentary shorting when switching

channels.

The ADG619-EP is available in an 8-lead SOT-23 package.

Additional application and technical information can be found

in the ADG619 data sheet.

PRODUCT HIGHLIGHTS

1. Low on resistance (R

): 4 Ω typical.

2. Dual ±2.7 V to ±5.5 V or single 2.7 V to 5.5 V supplies.

3. Low power dissipation.

4. Fast t

OFF

5. Tiny, 8-lead SOT-23 package.

Summary of content (12 pages)

PAGE 1
CMOS, ±5 V/+5 V, 4 Ω, Single SPDT Switch ADG619-EP FEATURES FUNCTIONAL BLOCK DIAGRAM 14 Ω (maximum) on resistance 1.4 Ω (maximum) on-resistance flatness 2.7 V to 5.5 V single supply ±2.7 V to ±5.5 V dual supply Rail-to-rail operation 8-lead SOT-23 Typical power consumption (<0.
PAGE 2
ADG619-EP TABLE OF CONTENTS Features .............................................................................................. 1 Single Supply ..................................................................................4 Applications ....................................................................................... 1 Absolute Maximum Ratings ............................................................5 Functional Block Diagram .............................................................
PAGE 3
ADG619-EP SPECIFICATIONS DUAL SUPPLY VDD = +5 V ± 10%, VSS = −5 V ± 10%, GND = 0 V. All specifications −55°C to +125°C, unless otherwise noted. Table 1. Parameter ANALOG SWITCH Analog Signal Range On Resistance (RON) RON Match Between Channels (ΔRON) On-Resistance Flatness (RFLAT (ON)) LEAKAGE CURRENTS Source Off Leakage, IS (Off ) Channel On Leakage, ID, IS (On) DIGITAL INPUTS Input High Voltage, VINH Input Low Voltage, VINL Input Current, IINL or IINH +25°C 4 6.5 0.7 1.1 0.7 1.
PAGE 4
ADG619-EP SINGLE SUPPLY VDD = 5 V ± 10%, VSS = 0 V, GND = 0 V. All specifications −55°C to +125°C, unless otherwise noted. Table 2. Parameter ANALOG SWITCH Analog Signal Range On Resistance (RON) RON Match Between Channels (ΔRON) On-Resistance Flatness (RFLAT (ON)) +25°C 7 10 0.8 1.1 0.5 −55°C to +125°C Unit Test Conditions/Comments 0 V to VDD V Ω typ Ω max Ω typ Ω max Ω typ Ω max VDD = 4.5 V, VSS = 0 V VS = 0 V to 4.5 V, IDS = −10 mA; see Figure 9 14 1.4 1.
PAGE 5
ADG619-EP ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. Table 3. Parameter VDD to VSS VDD to GND VSS to GND Analog Inputs1 Digital Inputs1 Peak Current, S or D Continuous Current, S or D Operating Temperature Range Storage Temperature Range Junction Temperature Thermal impedance θJA θJC Lead Soldering Reflow, Peak Temperature Time at Peak Temperature 1 Rating 13 V −0.3 V to +6.5 V +0.3 V to −6.5 V VSS − 0.3 V to VDD + 0.3 V −0.3 V to VDD + 0.
PAGE 6
ADG619-EP D 1 S1 2 GND 3 8 S2 ADG619-EP 7 VSS TOP VIEW (Not to Scale) 6 IN 5 NC VDD 4 NC = NO CONNECT 08844-002 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 2. 8-Lead SOT-23 (RJ-8) Table 4. Pin Function Descriptions Pin No. 1 2 3 4 5 6 7 Mnemonic D S1 GND VDD NC IN VSS 8 S2 Description Drain Terminal. Can be an input or output. Source Terminal. Can be an input or output. Ground (0 V) Reference. Most Positive Power Supply. No Connect. Not internally connected. Logic Control Input.
PAGE 7
ADG619-EP TYPICAL PERFORMANCE CHARACTERISTICS 12 8 VDD = +5V VSS = GND = 0V VDD, VSS = ±2.5V 7 10 +125°C VDD, VSS = ±3V ON RESISTANCE (Ω) ON RESISTANCE (Ω) 6 5 VDD, VSS = ±3.3V 4 VDD, VSS = ±4.5V 3 VDD, VSS = ±5V +85°C 8 +25°C 6 –40°C 4 –55°C 2 2 1 –4 –3 –2 –1 1 0 VD, VS (V) 2 3 4 5 0 0 Figure 3. On Resistance vs. VD, VS (Dual Supply) LEAKAGE CURRENT (nA) VDD = 4.5V 6 4.0 4.5 5.0 VDD = 5V 4 VDD = +5.5V VSS = –5.5V GND = 0V + +: VS = +4.5V/VD = +4.5V + –: VS = +4.
PAGE 8
ADG619-EP TEST CIRCUITS IDS D A VS VD Figure 9. On Resistance S NC VDD VSS 0.1µF S 50% VIN D IN CL 35pF GND 50% 90% 90% VOUT RL 300Ω VOUT tON tOFF Figure 12. Switching Times S1 0.1µF VIN VDD VSS D2 D S2 IN VIN CL2 35pF RL2 300Ω VOUT VOUT 90% 50% 90% 0V GND tBBM tBBM Figure 13. Break-Before-Make Time Delay, tBBM RS VS VDD VSS VDD VSS D S VIN VOUT S2 CL 1nF IN ΔVOUT VOUT GND ΔVOUT S1 QINJ = CL × ΔVOUT Figure 14. Charge Injection VSS VDD 0.1µF 0.
PAGE 9
ADG619-EP VDD VSS 0.1µF NETWORK ANALYZER 0.1µF VSS VDD VOUT S1 R 50Ω S2 50Ω D R 50Ω IN VS CHANNEL-TO-CHANNEL CROSSTALK = 20 log 08844-016 GND VOUT VS Figure 16. Channel-to-Channel Crosstalk VSS VDD 0.1µF 0.1µF VDD NETWORK ANALYZER VSS S 50Ω IN VS D VOUT VIN GND INSERTION LOSS = 20 log VOUT WITH SWITCH VS WITHOUT SWITCH Figure 17. Bandwidth Rev.
PAGE 10
ADG619-EP OUTLINE DIMENSIONS 3.00 2.90 2.80 1.70 1.60 1.50 8 7 6 5 1 2 3 4 3.00 2.80 2.60 PIN 1 INDICATOR 0.65 BSC 1.95 BSC 1.45 MAX 0.95 MIN 0.15 MAX 0.05 MIN 0.38 MAX 0.22 MIN 0.22 MAX 0.08 MIN SEATING PLANE 8° 4° 0° 0.60 BSC COMPLIANT TO JEDEC STANDARDS MO-178-BA 0.60 0.45 0.30 121608-A 1.30 1.15 0.90 Figure 18.
PAGE 11
ADG619-EP NOTES Rev.