Datasheet

ADG3248
Rev. A | Page 12 of 12
OUTLINE DIMENSIONS
COMPLIANT TO JEDEC STANDARDS MO-203-AB
0.22
0.08
0.30
0.15
1.00
0.90
0.70
SEATING
PLANE
4 5 6
3 2 1
PIN 1
0.65 BSC
1.30 BSC
0.10 MAX
0.10 COPLANARITY
0.40
0.10
1.10
0.80
2.20
2.00
1.80
2.40
2.10
1.80
1.35
1.25
1.15
0.46
0.36
0.26
Figure 27. 6-Lead Thin Shrink Small Outline Transistor Package [SC70]
(KS-6)
Dimensions shown in millimeters
ORDERING GUIDE
Model Temperature Range Package Description
Package
Option
Branding
ADG3248BKS-R2 −40°C to +85°C 6-Lead Thin Shrink Small Outline Transistor Package (SC70) KS-6 SMA
ADG3248BKS-REEL −40°C to +85°C 6-Lead Thin Shrink Small Outline Transistor Package (SC70) KS-6 SMA
ADG3248BKS-REEL7 −40°C to +85°C 6-Lead Thin Shrink Small Outline Transistor Package (SC70) KS-6 SMA
ADG3248BKSZ-REEL7
1
−40°C to +85°C 6-Lead Thin Shrink Small Outline Transistor Package (SC70) KS-6 S1W
1
Z = RoHS Compliant Part.
©2003–2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D04404-0-10/07(A)