Datasheet

ManualsBrandsANALOG DEVICES ManualsInterface ICsInterface IC - analogue switches MSOP 10

2.1 Ω On Resistance, ±15 V/+12 V/±5 V

iCMOS Dual SPST Switches

Data Sheet

ADG1421/ADG1422/ADG1423

Rev. A Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Technical Support www.analog.com

FEATURES

2.1 Ω on resistance

0.5 Ω maximum on resistance flatness

Up to 250 mA continuous current

Fully specified at +12 V, ±15 V, ±5 V

No V

supply required

3 V logic-compatible inputs

Rail-to-rail operation

10-lead MSOP and 10-lead, 3 mm × 3 mm LFCSP packages

APPLICATIONS

Automatic test equipment

Data acquisition systems

Relay replacements

Battery-powered systems

Sample-and-hold systems

Audio signal routing

Video signal routing

Communication systems

GENERAL DESCRIPTION

The ADG1421/ADG1422/ADG1423 contain two independent

single-pole/single-throw (SPST) switches. The ADG1421 and

ADG1422 differ only in that the digital control logic is inverted.

The ADG1421 switches are turned on with Logic 1 on the

appropriate control input, and Logic 0 is required for the

ADG1422. The ADG1423 has one switch with digital control

logic similar to that of the ADG1421; the logic is inverted on

the other switch. The ADG1423 exhibits break-before-make

switching action for use in multiplexer applications. Each

switch conducts equally well in both directions when on and

has an input signal range that extends to the supplies. In the

off condition, signal levels up to the supplies are blocked.

The iCMOS® (industrial CMOS) modular manufacturing process

combines high voltage, complementary metal-oxide semiconductor

(CMOS) and bipolar technologies. It enables the development

of a wide range of high performance analog ICs capable of 33 V

operation in a footprint that no other generation of high voltage

parts has achieved. Unlike analog ICs using conventional CMOS

processes, iCMOS components can tolerate high supply voltages

while providing increased performance, dramatically lower

power consumption, and reduced package size.

FUNCTIONAL BLOCK DIAGRAM

ADG1421

IN1

IN2

SWITCHES SHOWN FOR A LOGIC 0 INPUT

08487-001

Figure 1. ADG1421 Functional Block Diagram

ADG1422

IN1

IN2

WITCHES SHOWN FOR A LOGIC 0 INPUT

08487-002

Figure 2. ADG1422 Functional Block Diagram

IN1

ADG1423

IN2

WITCHES SHOWN FOR A LOGIC 0 INPUT

08487-003

Figure 3. ADG1423 Functional Block Diagram

The on resistance profile is very flat over the full analog input

range ensuring excellent linearity and low distortion when

switching audio signals. The iCMOS construction ensures

ultralow power dissipation, making the part ideally suited for

portable and battery-powered instruments.

PRODUCT HIGHLIGHTS

1. 2.4 Ω maximum on resistance at 25°C.

2. Minimum distortion.

3. 3 V logic-compatible digital inputs: V

INH

= 2.0 V, V

INL

= 0.8 V.

4. No V

logic power supply required.

5. 10-lead MSOP and 10-lead, 3 mm × 3 mm LFCSP packages.

Downloaded from Arrow.com.

Summary of content (16 pages)

PAGE 1
2.1 Ω On Resistance, ±15 V/+12 V/±5 V iCMOS Dual SPST Switches ADG1421/ADG1422/ADG1423 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM 2.1 Ω on resistance 0.5 Ω maximum on resistance flatness Up to 250 mA continuous current Fully specified at +12 V, ±15 V, ±5 V No VL supply required 3 V logic-compatible inputs Rail-to-rail operation 10-lead MSOP and 10-lead, 3 mm × 3 mm LFCSP packages ADG1421 S1 IN1 D1 D2 IN2 SWITCHES SHOWN FOR A LOGIC 0 INPUT 08487-001 S2 Figure 1.
PAGE 2
ADG1421/ADG1422/ADG1423 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Continuous Current per Channel, S or D ..................................6 Applications ....................................................................................... 1 Absolute Maximum Ratings ............................................................7 General Description ..............................................................
PAGE 3
Data Sheet ADG1421/ADG1422/ADG1423 SPECIFICATIONS ±15 V DUAL SUPPLY VDD = +15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, unless otherwise noted. Table 1.
PAGE 4
ADG1421/ADG1422/ADG1423 Data Sheet +12 V SINGLE SUPPLY VDD = 12 V ± 10%, VSS = 0 V, GND = 0 V, unless otherwise noted. Table 2.
PAGE 5
Data Sheet ADG1421/ADG1422/ADG1423 ±5 V DUAL SUPPLY VDD = +5 V ± 10%, VSS = −5 V ± 10%, GND = 0 V, unless otherwise noted. Table 3. Parameter ANALOG SWITCH Analog Signal Range On Resistance, RON On Resistance Match Between Channels, ∆RON On Resistance Flatness, RFLAT (ON) 25°C −40°C to +85°C −40°C to +125°C VDD to VSS 4.5 5.2 0.04 0.18 1.3 1.6 6.2 7 0.2 0.21 1.85 2 Unit V Ω typ Ω max Ω typ Ω max Ω typ Ω max Test Conditions/Comments VS = ±4.5 V, IS = −10 mA; see Figure 23 VDD = +4.
PAGE 6
ADG1421/ADG1422/ADG1423 Data Sheet CONTINUOUS CURRENT PER CHANNEL, S OR D Table 4.
PAGE 7
Data Sheet ADG1421/ADG1422/ADG1423 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. THERMAL RESISTANCE Table 5. Table 6.
PAGE 8
ADG1421/ADG1422/ADG1423 Data Sheet PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS S2 2 NC 3 GND 4 ADG1421/ ADG1422/ ADG1423 10 D1 TOP VIEW (Not to Scale) VDD 5 9 D2 8 VSS S1 1 7 IN1 S2 2 6 NC 3 IN2 GND 4 VDD 5 08487-004 NOTES 1. EXPOSED PAD TIED TO SUBSTRATE, VSS. 2. NC = NO CONNECT 10 D1 ADG1421/ ADG1422/ ADG1423 TOP VIEW (Not to Scale) 9 D2 8 VSS 7 IN1 6 IN2 NC = NO CONNECT Figure 4. 10-Lead LFCSP Pin Configuration 08487-005 S1 1 Figure 5.
PAGE 9
Data Sheet ADG1421/ADG1422/ADG1423 TYPICAL PERFORMANCE CHARACTERISTICS 4.0 3.5 VDD = +15V VSS = –15V TA = 25°C 3.5 3.0 VDD = +10V VSS = –10V ON RESISTANCE (Ω) ON RESISTANCE (Ω) 3.0 VDD = +12V VSS = –12V 2.5 VDD = +13.5V VSS = –13.5V 2.0 TA = +125°C 2.5 TA = +85°C 2.0 TA = +25°C 1.5 TA = –40°C 1.0 1.5 VDD = +16.5V VSS = –16.5V –11.5 –6.5 –1.5 3.5 VS, VD (V) 8.5 13.5 0 –15 0 –5 5 10 15 VS, VD (V) Figure 9.
PAGE 10
ADG1421/ADG1422/ADG1423 Data Sheet 25 90 VDD = +15V VSS = –15V VBIAS = ±10V 20 IDD PER CHANNEL TA = 25°C 80 60 15 50 10 IDD (µA) LEAKAGE CURRENT (nA) 70 ID (OFF) – + IS (OFF) + – IS (OFF) – + ID (OFF) + – ID, IS (ON) + + ID, IS (ON) – – 5 40 VDD = +15V VSS = –15V VDD = +12V VSS = 0V 30 20 VDD = +5V VSS = –5V 10 0 20 60 40 80 100 120 TEMPERATURE (°C) –10 08487-014 0 0 2 8 10 12 16 14 LOGIC LEVEL, IN (V) Figure 12.
PAGE 11
Data Sheet 0 0.050 TA = 25°C VDD = +15V VSS = –15V –20 VDD = 5V, VSS = 5V, VS = 5V p-p 0.045 0.040 0.035 –40 THD + N (%) –60 –80 0.030 0.025 0.020 VDD = 15V, VSS = 15V, VS = 10V p-p 0.015 0.010 –100 0.005 10k 100k 1M 10M 100M 1G FREQUENCY (Hz) 0 08487-008 –120 1k RL = 110Ω TA= 25°C 0 0 –10 20M TA = 25°C VDD = +15V VSS = –15V –20 –1.0 –30 –1.5 ACPSRR (dB) INSERTION LOSS (dB) 15M Figure 21. THD + N vs. Frequency TA = 25°C VDD = +15V VSS = –15V –0.
PAGE 12
ADG1421/ADG1422/ADG1423 Data Sheet TEST CIRCUITS V S ID (ON) D S NC D A IDS Figure 23. On Resistance IS (OFF) S A D VD NC = NO CONNECT 08487-023 08487-021 VS Figure 25. On Leakage ID (OFF) A VD 08487-022 VS Figure 24. Off Leakage VDD VSS 0.1µF VDD VSS S VS VIN ADG1421 50% 50% VIN ADG1422 50% 50% VOUT D CL 35pF RL 300Ω IN 90% VOUT 90% GND tOFF tON 08487-024 0.1µF Figure 26.
PAGE 13
Data Sheet ADG1421/ADG1422/ADG1423 VSS VDD 0.1µF VDD NETWORK ANALYZER VSS S 0.1µF VDD 50Ω 50Ω IN VSS 0.1µF S VS RL 50Ω GND 50Ω IN VS D VIN D VOUT VIN RL 50Ω VOUT VS 08487-027 GND OFF ISOLATION = 20 LOG INSERTION LOSS = 20 LOG Figure 29. Off Isolation VDD VOUT RL 50Ω VOUT VOUT WITH SWITCH VOUT WITHOUT SWITCH Figure 31. Bandwidth VSS 0.1µF 0.1µF NETWORK ANALYZER NETWORK ANALYZER VSS 08487-029 VDD 0.1µF VDD VDD VSS VSS 0.1µF 0.
PAGE 14
ADG1421/ADG1422/ADG1423 Data Sheet TERMINOLOGY tON (EN) Delay time between the 50% and 90% points of the digital input and switch on condition. See Figure 26. IDD The positive supply current. ISS The negative supply current. tOFF (EN) Delay time between the 50% and 90% points of the digital input and switch off condition. See Figure 26. VD (VS) The analog voltage on Terminal D and Terminal S. RON The ohmic resistance between Terminal D and Terminal S.
PAGE 15
Data Sheet ADG1421/ADG1422/ADG1423 OUTLINE DIMENSIONS 3.10 3.00 2.90 10 3.10 3.00 2.90 1 5.15 4.90 4.65 6 5 PIN 1 IDENTIFIER 0.50 BSC 0.95 0.85 0.75 15° MAX 1.10 MAX 0.30 0.15 0.70 0.55 0.40 0.23 0.13 6° 0° 091709-A 0.15 0.05 COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-187-BA Figure 33. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters 2.48 2.38 2.23 3.10 3.00 SQ 2.90 0.50 BSC 10 6 PIN 1 INDEX AREA 1.74 1.64 1.49 EXPOSED PAD 0.50 0.40 0.
PAGE 16
ADG1421/ADG1422/ADG1423 Data Sheet ORDERING GUIDE Model1 ADG1421BRMZ ADG1421BRMZ-REEL7 ADG1421BCPZ-REEL7 ADG1422BRMZ ADG1422BRMZ-REEL7 ADG1422BCPZ-REEL7 ADG1423BRMZ ADG1423BRMZ-REEL7 ADG1423BCPZ-REEL7 1 Temperature Range −40°C to +125°C −40°C to +125°C −40°C to +125°C −40°C to +125°C −40°C to +125°C −40°C to +125°C −40°C to +125°C −40°C to +125°C −40°C to +125°C Package Description 10-Lead Mini Small Outline Package [MSOP] 10-Lead Mini Small Outline Package [MSOP] 10- Lead Frame Chip Scale Package [LFCS