Manualshelf

Datasheet

ManualsBrandsANALOG DEVICES ManualsPMICsPMIC - power monitoring Single phase LQFP 64 Surface-mount
141142143144145146147148149150
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Rev. B | Page 144 of 152
Table 160. Port 0 SFR (P0, Address 0x80)
Bit Bit Address Mnemonic Default Description
1
7 0x87 T1 1
This bit reflects the state of the P0.7/SS
/T1 pin. It can be written to or read.
6 0x86 T0 1 This bit reflects the state of the P0.6/SCLK/T0 pin. It can be written to or read.
5 0x85 1 This bit reflects the state of the P0.5/MISO pin. It can be written to or read.
4 0x84 1 This bit reflects the state of the P0.4/MOSI/SDATA pin. It can be written to or read.
3 0x83 CF2 1 This bit reflects the state of the P0.3/CF2 pin. It can be written to or read.
2 0x82 CF1 1 This bit reflects the state of the P0.2/CF1 pin. It can be written to or read.
1 0x81 1 This bit reflects the state of the P0.1/FP19 pin. It can be written to or read.
0 0x80
INT1
1
This bit reflects the state of the BCTRL/INT1
/P0.0 pin. It can be written to or read.
1
When an alternate function is chosen for a pin of this port, the bit controlling this pin should always be set.
Table 161. Port 1 SFR (P1, Address 0x90)
Bit Bit Address Mnemonic Default Description
1
7 0x97 1 This bit reflects the state of the P1.7/FP20 pin. It can be written to or read.
6 0x96 1 This bit reflects the state of the P1.6/FP21 pin. It can be written to or read.
5 0x95 1 This bit reflects the state of the P1.5/FP22 pin. It can be written to or read.
4 0x94 T2 1 This bit reflects the state of the P1.4/T2/FP23 pin. It can be written to or read.
3 0x93 T2EX 1 This bit reflects the state of the P1.3/T2EX/FP24 pin. It can be written to or read.
2 0x92 1 This bit reflects the state of the P1.2/FP25 pin. It can be written to or read.
1 0x91 TxD 1 This bit reflects the state of the P1.1/TxD pin. It can be written to or read.
0 0x90 RxD 1 This bit reflects the state of the P1.0/RxD pin. It can be written to or read.
1
When an alternate function is chosen for a pin of this port, the bit controlling this pin should always be set.
Table 162. Port 2 SFR (P2, Address 0xA0)
Bit Bit Address Mnemonic Default Description
1
[7:4] 0x97 to 0x94 0x1F These bits are unused and should remain set.
3 0x93 P2.3 1 This bit reflects the state of the P2.3/SDEN pin. It can be written only.
2 0x92 P2.2 1 This bit reflects the state of the P2.2/FP16 pin. It can be written to or read.
1 0x91 P2.1 1 This bit reflects the state of the P2.1/FP17 pin. It can be written to or read.
0 0x90 P2.0 1 This bit reflects the state of the P2.0/FP18 pin. It can be written to or read.
1
When an alternate function is chosen for a pin of this port, the bit controlling this pin should always be set.