Datasheet

ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Rev. B | Page 122 of 152
Table 128. RTC Configuration SFR (TIMECON, Address 0xA1)
Bit Mnemonic Default Description
7 MIDNIGHT 0
Midnight flag. This bit is set when the RTC rolls over to 00:00:00:00. It can be cleared by the user to
indicate that the midnight event has been serviced. In twenty-four hour mode, the midnight flag is
raised once a day at midnight. When this interrupt is used for wake-up from PSM2 to PSM1 mode, the
RTC interrupt must be serviced and the flag cleared to be allowed to enter PSM2 mode.
6 TFH 0
Twenty-four hour mode. This bit is retained during a watchdog reset or an external reset. It is reset after a
power-on reset (POR).
TFH Result
0 256-hour mode. The HOUR register rolls over from 255 to 0.
1 24-hour mode. The HOUR register rolls over from 23 to 0.
[5:4] ITS 0 Interval timer time base selection.
ITS Result (Time Base)
00 1/128 sec.
01 Second.
10 Minute.
11 Hour.
3 SIT 0 Interval Timer 1 alarm.
SIT Result
0 The ALARM flag is set after INTVAL counts, and then another interval count starts.
1 The ALARM flag is set after one time interval.
2 ALARM 0
Interval timer alarm flag. This bit is set when the configured time interval has elapsed. It can be cleared
by the user to indicate that the alarm event has been serviced. This bit cannot be set to 1 by user code.
1 ITEN 0 Interval timer enable.
ITEN Result
0 The interval timer is disabled. The 8-bit interval timer counter is reset.
1 Set this bit to enable the interval timer.
0 Reserved 1 This bit must be left set for proper operation.
Table 129. Hundredths of a Second Counter SFR (HTHSEC, Address 0xA2)
Bit Mnemonic Default Description
[7:0] HTHSEC 0
This counter updates every 1/128 second, referenced from the calibrated 32.768 kHz clock. It overflows
from 127 to 00, incrementing the seconds counter (SEC). This register is retained during a watchdog
reset or an external reset. It is reset after a POR.
Table 130. Seconds Counter SFR (SEC, Address 0xA3)
Bit Mnemonic Default Description
[7:0] SEC 0
This counter updates every second, referenced from the calibrated 32.768 kHz clock. It overflows from 59 to
00, incrementing the minutes counter (MIN). This register is retained during a watchdog reset or an
external reset. It is reset after a POR.
Table 131. Minutes Counter SFR (MIN, Address 0xA4)
Bit Mnemonic Default Description
[7:0] MIN 0
This counter updates every minute, referenced from the calibrated 32.768 kHz clock. It overflows from 59 to
00, incrementing the hours counter, HOUR. This register is retained during a watchdog reset or an
external reset. It is reset after a POR.
Table 132. Hours Counter SFR (HOUR, Address 0xA5)
Bit Mnemonic Default Description
[7:0] HOUR 0
This counter updates every hour, referenced from the calibrated 32.768 kHz clock. If the TFH bit in the
RTC configuration SFR (TIMECON, 0xA1) is set, the HOUR SFR overflows from 23 to 00, setting the
MIDNIGHT bit and creating a pending RTC interrupt. If the TFH bit is cleared, the HOUR SFR overflows from
255 to 00, setting the MIDNIGHT bit and creating a pending RTC interrupt. This register is retained during
a watchdog reset or an external reset. It is reset after a POR.