Datasheet

ADAU1381
Rev. B | Page 58 of 84
AUDIO CONVERTER CONFIGURATION
Register 16407 (0x4017), Converter Control 0
Bits[6:5], On-Chip DAC Data Selection in TDM Mode
These bits set the position of the DAC input channels on a TDM
stream. In TDM 4 mode, valid settings are first pair or second
pair. In TDM 8 mode, valid settings are first pair, second pair,
third pair, or fourth pair. These bits should be set in conjunction
with Register 16406 (0x4016), Serial Port Control 1, Bit 3, DAC
channel position in TDM, to select where the data should appear
in the TDM stream.
Figure 68, Figure 69, and Figure 70 show examples of different
TDM settings.
Bit 4, DAC Oversampling Ratio
This bit sets the oversampling ratio of the DAC relative to the
audio sample rate. The higher rate yields slightly better audio
quality but increases power consumption.
Bit 3, ADC Oversampling Ratio
This bit sets the oversampling ratio of the ADC relative to the
audio sample rate. The higher rate yields slightly better audio
quality but increases power consumption.
Bits[2:0], Converter Sampling Rate
These bits set the sampling rate of the audio ADCs and DACs
relative to the sound engine’s audio sample rate.
Table 42. Converter Control 0 Register
Bits Description Default
7 Reserved
[6:5] On-chip DAC data selection in TDM mode 00
00: first pair
01: second pair
10: third pair
11: fourth pair
4 DAC oversampling ratio 0
0: 128
1: 64
3 ADC oversampling ratio 0
0: 128
1: 64
[2:0] Converter sampling rate; the numbers in parentheses are example values for a base sample rate of 48 kHz 000
000: f
S
(48 kHz)
001: f
S
/6 (8 kHz)
010: f
S
/4 (12 kHz)
011: f
S
/3 (16 kHz)
100: f
S
/2 (24 kHz)
101: f
S
/1.5 (32 kHz)
110: f
S
× 2 (96 kHz)
111: reserved