Datasheet
ADAU1381
Rev. B | Page 34 of 84
Stop and start conditions can be detected at any stage during
the data transfer. If these conditions are asserted out of sequence
with normal read and write operations, the ADAU1381
immediately jumps to the idle condition. During a given SCL
high period, the user should issue only one start condition, one
stop condition, or a single stop condition followed by a single
start condition. If an invalid subaddress is issued by the user,
the ADAU1381 does not issue an acknowledge and returns to
the idle condition. If the user exceeds the highest subaddress while
in auto-increment mode, one of two actions is taken. In read mode,
the ADAU1381 outputs the highest subaddress register contents
until the master device issues a no acknowledge, indicating the
end of a read. A no-acknowledge condition is where the SDA
line is not pulled low on the ninth clock pulse on SCL. If the
highest subaddress location is reached while in write mode, the
data for the invalid byte is not loaded into any subaddress register,
a no acknowledge is issued by the ADAU1381, and the part returns
to the idle condition.
R/W
0
SCL
SDA
SCL
(CONTINUED)
SDA
(CONTINUED)
111
0
ADDR0ADDR1
START BY
MASTER
FRAME 1
CHIP ADDRESS BYTE
FRAME 2
SUBADDRESS BYTE 1
FRAME 3
SUBADDRESS BYTE 2
FRAME 4
DATA BYTE 1
ACKNOWLEDGE
BY ADAU1381
ACKNOWLEDGE
BY ADAU1381
ACKNOWLEDGE
BY ADAU1381
ACKNOWLEDGE
BY ADAU1381
STOP BY
MASTER
0
8313-036
Figure 38. I
2
C Write to ADAU1381 Clocking
SCL
SDA
SCL
(
CONTINUED)
SDA
(
CONTINUED)
SCL
(
CONTINUED)
SDA
(
CONTINUED)
START BY
MASTER
ACKNOWLEDGE
BY ADAU1381
ACKNOWLEDGE
BY ADAU1381
REPEATED
START BY MASTER
ACKNOWLEDGE
BY ADAU1381
ACKNOWLEDGE
BY ADAU1381
ACKNOWLEDGE
BY MASTER
STOP BY
MASTER
ACKNOWLEDGE
BY ADAU1381
0111
0
ADDR0ADDR1
0111
0
ADDR0ADDR1
FRAME 1
CHIP ADDRESS BYTE
FRAME 2
SUBADDRESS BYTE 1
FRAME 3
SUBADDRESS BYTE 2
FRAME 4
CHIP ADDRESS BYTE
FRAME 5
READ DATA BYTE 1
FRAME 6
READ DATA BYTE 2
R/W
R/W
08313-037
Figure 39. I
2
C Read from ADAU1381 Clocking