Datasheet

ADAU1361
Rev. C | Page 40 of 80
I
2
C Read and Write Operations
Figure 50 shows the format of a single-word write operation.
Every ninth clock pulse, the ADAU1361 issues an acknowledge
by pulling SDA low.
Figure 51 shows the format of a burst mode write sequence. This
figure shows an example of a write to sequential single-byte
registers. The ADAU1361 increments its subaddress register
after every byte because the requested subaddress corresponds
to a register or memory area with a 1-byte word length.
Figure 52 shows the format of a single-word read operation. Note
that the first R/
W
bit is 0, indicating a write operation. This is
because the subaddress still needs to be written to set up the
internal address. After the ADAU1361 acknowledges the receipt
of the subaddress, the master must issue a repeated start command
followed by the chip address byte with the R/
W
bit set to 1 (read).
This causes the ADAU1361 SDA to reverse and begin driving
data back to the master. The master then responds every ninth
pulse with an acknowledge pulse to the ADAU1361.
Figure 53 shows the format of a burst mode read sequence. This
figure shows an example of a read from sequential single-byte
registers. The ADAU1361 increments its subaddress register
after every byte because the requested subaddress corresponds
to a register or memory area with a 1-byte word length. The
ADAU1361 always decodes the subaddress and sets the auto-
increment circuit so that the address increments after the
appropriate number of bytes.
Figure 50 to Figure 53 use the following abbreviations:
S = start bit
P = stop bit
AM = acknowledge by master
AS = acknowledge by slave
S
Chip address,
R/W
= 0
AS Subaddress high byte AS Subaddress low byte AS Data Byte 1 P
Figure 50. Single-Word I
2
C Write Format
S
Chip address,
R/W = 0
AS
Subaddress
high byte
AS
Subaddress
low byte
AS
Data
Byte 1
AS
Data
Byte 2
AS
Data
Byte 3
AS
Data
Byte 4
AS … P
Figure 51. Burst Mode I
2
C Write Format
S
Chip address,
R/W
= 0
AS
Subaddress high
byte
AS
Subaddress low
byte
AS S
Chip address,
R/W
= 1
AS
Data
Byte 1
P
Figure 52. Single-Word I
2
C Read Format
S
Chip address,
R/W = 0
AS
Subaddress
high byte
AS
Subaddress
low byte
AS S
Chip address,
R/W = 1
AS
Data
Byte 1
AM
Data
Byte 2
AM … P
Figure 53. Burst Mode I
2
C Read Format