Datasheet
ADA4941-1
Rev. C | Page 16 of 24
In this case, the linear output voltage is limited by A1. On the
low end, the output of A1 starts to saturate and show degraded
linearity when VOP approaches 200 mV. On the high end, the
input of A1 becomes saturated and exhibits degraded linearity
when VIN moves beyond 4 V (within 1 V of VCC). This limits
the linear differential output voltage in the circuit shown in
Figure 49 to about 7.6 V p-p.
1kΩ
1kΩ
665Ω
1.02kΩ
402Ω
500Ω
A2
A1
REF
IN
2
8
4
5
FB
+5V
V
S+
V
S–
OUT+
+
–
VOP
1
3
OUT–
+
–
VON
VIN
+2.5V
6
05704-055
Figure 50. 5 V Supply, G = 5, Single-Ended-to-Differential Amplifier
Figure 50 shows a single 5 V supply connection for G = 5. The
R
F
and R
G
network sets the gain of A1 to 2.5, and the 2.5 V at
the REF input provides a centered 2.5 V output common-mode
voltage. The transfer function is then
VOP − VON = 5(VIN) − 5 V (8)
The output range limits of A1 and A2 limit the differential
output voltage of the circuit shown in Figure 50 to approximately
8.4 V p-p.
DC ERROR CALCULATIONS
1kΩ
1kΩ
R
G
R
F
R
S–
IN
I
BP–
A2
I
BN–
A2
V
OS–
A1
500Ω
A2
A1
REF
IN
2
8
4
5
FB
OUT+
+
–
VOP
1
OUT–
+
–
VON
V
OS–
A2
R
S–
REF
I
BP–
A1
I
BN–
A1
05704-056
Figure 51. DC Error Sources
Figure 51 shows the major contributions to the dc output
voltage error. For each output, the total error voltage can be
calculated using familiar op amp concepts. Equation 9 expresses
the dc voltage error present at the VOP output.
[ ]
FBP
S
BP
OS
G
F
R_A1I_INR_A1I_A1V
R
R
VOP_error
)())((1 +−
+
=
(9)
When using data from the Specifications tables, it is often more
expedient to use input offset current in place of the individual
input bias currents when calculating errors. Input offset current
is defined as the magnitude of the difference between the two
input bias currents. Using this definition, each input bias
current can be expressed in terms of the average of the two
input bias currents, I
B
, and the input offset current, I
OS
, as
I
B P, N
= I
B
± I
OS
/2. DC errors are minimized when R
S
= R
F
|| R
G
. In
this case, Equation 9 is reduced to
[ ]
)||()(1
G
F
S
F
OSOS
G
F
RRRRI_A1V
R
R
VOP_error =+
+=
Equation 10 expresses the dc voltage error present at the VON
output.
VON_error = −(VOP_error) + 2[V
OS
_A2 −
(I
BP
_A2)(R
S
_REF + 500)] + 1000(I
BN
_A2) (10)
The internal 500 Ω resistor is provided on-chip to minimize dc
errors due to the input offset current in A2. The minimum
error is achieved when R
S
_REF = 0 Ω. In this case, Equation 10
is reduced to
VON_error =
−(VOP_error) + 2[V
OS
_A2] + (I
OS
)1000 (R
S
_REF = 0 Ω)
The differential output voltage error V
O
_error, dm, is the
difference between VOP_error and VON_error:
V
O
_error, dm = VOP_error − VON_error (11)
The output offset voltage of each amplifier in the ADA4941-1
also includes the effects of finite common-mode rejection ratio
(CMRR), power supply rejection ratio (PSRR), and dc open-
loop gain (A
VOL
).
VOL
SCM
OSOS
A
VOUT
PSRR
V
CMRR
V
_nomVV
Δ
ΔΔ
+++=
(12)
where:
V
OS
_nom is the nominal output offset voltage without including
the effects of CMRR, PSRR, and A
VOL
.
Δ indicates the change in conditions from nominal.
V
CM
is the input common-mode voltage (for A1, the voltage at
IN, and for A2, the voltage at REF).
V
S
is the power supply voltage.
VOUT is either op amp output.