Datasheet
AD9984A
Rev. 0 | Page 27 of 44
Hex
Address
Read/Write,
Read Only Bits
Default
Value Register Name Description
2 **** *0**
Power-Down Pin Polarity. Sets the polarity of the signal on the
PWRDN pin.
0 = PWRDN polarity is negative.
1 = PWRDN polarity is positive.
1 **** **0*
Power-Down Fast Switching Control.
0 = Normal power-down operation.
1 = The chip stays powered up, and the outputs are put in high
impedance mode.
0 **** ***0
SOGOUT High Impedance Control.
0 = SOGOUT operates as normal during power-down.
1 = SOGOUT is in high impedance during power-down.
0x1F
R/
W
7:5 100* **** Output Select 1
Output Mode.
100 = 4:4:4 RGB mode.
101 = 4:2:2 YCbCr mode.
110 = 4:4:4 DDR mode.
4 ***1 ****
Primary Output Enable.
0 = Primary output is in high impedance state.
1 = Primary output is enabled.
3 **** 0***
Secondary Output Enable.
0 = Secondary output is in high impedance state.
1 = Secondary output is enabled.
2:1 **** *10*
Output Drive Strength. Applies to all outputs except VSOUT.
00 = Low output drive strength.
01 = Medium output drive strength.
1x = High output drive strength.
0 **** ***0
Output Clock Invert. Applies to all clocks output on DATACK.
0 = Noninverted Pixel Clock.
1 = Inverted Pixel Clock.
0x20
R/
W
7:6 0*** **** Output Select 2
Output Clock Select.
00 = Pixel clock.
01 = 90° phase-shifted pixel clock.
10 = 2× pixel clock.
11 = 0.5× pixel clock.
5 *0** ****
Output High Impedance.
0 = Normal outputs.
1 = All outputs except SOGOUT in high impedance mode.
4 **0* ****
SOGOUT High Impedance.
0 = Normal drive.
1 = SOGOUT pin is in high impedance mode.
3 ***0 ****
Field Output Polarity. Sets the polarity of the field output signal.
0 = Active low is an even field, active high is an odd field.
1 = Active low is an odd field, active high is an even field.
2 **** 1***
PLL Sync Filter Enable.
0 = PLL uses raw HSYNCx/SOGINx.
1 = PLL uses filtered Hsync/SOG.
1 **** *0**
Sync Processing Input Select. Selects the sync source for the sync
processor.
0 = Sync processing uses raw HSYNCx/SOGINx.
1 = Sync processing uses regenerated Hsync from sync filter.
0 **** ***0 Must be set to 1 for proper operation.
0x21
R/
W
7:0 0010 0000 Must be set to default for proper operation.
0x22
R/
W
7:0 0011 0010 Must be set to default for proper operation.
0x23
R/
W
7:0 0000 1010
Sync Filter Window
Width
Sets the window of time around the regenerated Hsync leading
edge (in 25 ns steps) that sync pulses are allowed to pass through.
0x24 RO 7 _*** **** Sync Detect
HSYNC0 Detection.
0 = HSYNC0 is not active.
1 = HSYNC0 is active.