Datasheet

AD9786
Rev. B | Page 38 of 56
POWER DISSIPATION
The AD9786 has seven power-supply domains: two 3.3 V
analog domains (AVDD1 and AVDD2), two 2.5 V analog
domains (ADVDD and ACVDD), one 2.5 V clock domain
(CLKVDD), and two digital domains (DVDD, which runs
from 2.5 V; and DRVDD, which runs from 3.3 V).
The current needed for the 3.3 V analog supplies, AVDD1 and
AVDD2, is consistent across speed and varying modes of the
AD9786. Nominally, the current for AVDD1 is 29 mA across all
speeds and modes, whereas the current for AVDD2 is 20 mA.
The current for the 2.5 V analog supplies and the digital
supplies varies depending on speed and mode of operation.
Figure 67, Figure 68, and Figure 69 show this variation. Note
that CLKVDD, ADVDD, and ACVDD vary with clock speed
and interpolation rate, but not with modulation rate.
03152-067
F
DATA
(MSPS)
2500 25 50 75 100 125 150 175 200 225
IDVDD (mA)
0
425
325
300
275
250
225
200
175
400
375
350
150
125
100
75
50
25
2× fs/4
2× fs/8
4× fs/4
4× fs/8
8× fs/4
8× fs/8
Figure 67. DVDD Supply Current vs. Clock Speed,
Interpolation, and Modulation Rates
03152-068
F
DATA
(MSPS)
2500 25 50 75 100 125 150 175 200 225
ICLKVDD (mA)
0
60
50
40
30
20
10
Figure 68. CLKVDD Supply Current vs. Clock Speed and Interpolation Rates
03152-069
F
DATA
(MSPS)
2500 25 50 75 100 125 150 175 200 225
IADVDD AND IACVDD (mA)
0
30
25
20
15
10
5
Figure 69. ADVDD and ACVDD Supply Current vs. Clock Speed
and Interpolation Rates