Datasheet

AD9558 Data Sheet
Rev. B | Page 18 of 104
Pin No. Mnemonic
Input/
Output Pin Type Description
13
AAOUT4EE
O
HSTL, LVDS, or
1.8 V CMOS
Complementary Output 4. This output can be configured as HSTL, LVDS, or single-ended
1.8 V CMOS.
14
OUT4 O
HSTL, LVDS,
or 1.8 V CMOS
Output 4. This output can be configured as HSTL, LVDS, or single-ended 1.8 V CMOS.
LVPECL levels can be achieved by ac coupling and using the Thevenin-equivalent
termination as described in the Input/Output Termination Recommendations section.
15
AAOUT3EE
O
HSTL, LVDS, or
1.8 V CMOS
Complementary Output 3. This output can be configured as HSTL, LVDS,
or single-ended 1.8 V CMOS.
16
OUT3 O
HSTL, LVDS, or
1.8 V CMOS
Output 3. This output can be configured as HSTL, LVDS, or single-ended 1.8 V CMOS.
LVPECL levels can be achieved by ac coupling and using the Thevenin-equivalent
termination as described in the Input/Output Termination Recommendations section.
18
AAOUT2EE
O
HSTL, LVDS, or
1.8 V CMOS
Complementary Output 2. This output can be configured as HSTL, LVDS, or
single-ended 1.8 V CMOS.
19
OUT2 O
HSTL, LVDS, or
1.8 V CMOS
Output 2. This output can be HSTL, LVDS, or single-ended 1.8 V CMOS.
LVPECL levels can be achieved by ac coupling and using the Thevenin-equivalent
termination as described in the Input/Output Termination Recommendations section.
20
AAOUT1EE
O
HSTL, LVDS, or
1.8 V CMOS
Complementary Output 1. This output can be configured as HSTL, LVDS, or
single-ended 1.8 V CMOS.
21
OUT1 O
HSTL, LVDS,
or 1.8 V CMOS
Output 1. This output can be configured as HSTL, LVDS, or single-ended 1.8 V CMOS.
LVPECL levels can be achieved by ac coupling and using the Thevenin-equivalent
termination as described in the Input/Output Termination Recommendations section.
23
AAOUT5EE
O
HSTL, LVDS,
1.8 V CMOS,
3.3 V CMOS
Complementary Output 5. This output can be configured as HSTL, LVDS, or single-ended
1.8 V or 3.3 V CMOS.
24
OUT5 O
HSTL, LVDS,
1.8 V CMOS,
3.3 V CMOS
Output 5. This output can be configured as HSTL, LVDS, or single-ended 1.8 V or 3.3 V
CMOS. LVPECL levels can be achieved by ac coupling and by using the Thevenin-
equivalent termination as described in the Input/Output Termination
Recommendations section.
25, 26
AVDD3 I Power 3.3 V Analog (Output Driver) Power Supply.
27
AAOUT0EE
O
HSTL, LVDS,
1.8 V CMOS,
3.3 V CMOS
Complementary Output 0. This output can be configured as HSTL, LVDS, or single-
ended 1.8 V or 3.3 V CMOS.
28
OUT0 O
HSTL, LVDS,
1.8 V CMOS,
3.3 V CMOS
Output 0. This output can be configured as HSTL, LVDS, or single-ended 1.8 V or 3.3 V
CMOS. LVPECL levels can be achieved by ac coupling and by using the Thevenin-
equivalent termination as described in the Input/Output Termination
Recommendations section.
31
AVDD3 I Power 3.3V Analog (VCO 2) Power Supply.
32
LDO_VCO2
I
LDO bypass
Output PLL Loop Filter Voltage Regulator. Connect a 0.47 μF capacitor from this pin
to ground. This pin is also the ac ground reference for the integrated output PLL
external loop filter.
33 LF_VCO2 I/O Loop filter
Loop Filter Node for the Output PLL. Connect an external 6.8 nF capacitor from this
pin to Pin 32 (LDO_VCO2).
34
NC No Connect. There is no internal connection for this pin.
35
AVDD I Power 1.8 V Analog (APLL) Power Supply.
36
NC No Connect. There is no internal connection for this pin.
37, 38
AVDD I Power 1.8 V Analog (DCO and TDC) Power Supplies.
39
AARESETEE
I 3.3 V CMOS
Chip Reset. When this active low pin is asserted, the chip goes into reset. This pin has
an internal 50 kΩ pull-up resistor.
40
PINCONTROL I 3.3 V CMOS
Pin Program Mode Enable Pin. When pulled high during startup, this pin enables pin
programming of the AD9558 configuration during startup. If this pin is low during
startup, the user must program the part via the serial port, or use values that are
stored in the EEPROM.
41
M7 I/O 3.3 V CMOS
Configurable I/O Pin. Along with pins M6 through M0, this pin is configured through
the AD9558 register space.
42
AASYNCEE
I
3.3 V CMOS
Clock Distribution Synchronization Pin. When this pin is activated, output drivers are
held static and then synchronized on a low-to-high transition of this pin. This pin is
used to arm the frame sync function when frame sync mode is enabled and has an
internal 60 kΩ pull-up resistor.