Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- PRODUCT HIGHLIGHTS
- FUNCTIONAL BLOCK DIAGRAM
- TABLE OF CONTENTS
- REVISION HISTORY
- GENERAL DESCRIPTION
- SPECIFICATIONS
- ABSOLUTE MAXIMUM RATINGS
- PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
- TYPICAL PERFORMANCE CHARACTERISTICS
- EQUIVALENT CIRCUITS
- THEORY OF OPERATION
- SERIAL PORT INTERFACE (SPI)
- MEMORY MAP
- APPLICATIONS INFORMATION
- OUTLINE DIMENSIONS

AD9277
Rev. 0 | Page 45 of 48
APPLICATIONS INFORMATION
POWER AND GROUND RECOMMENDATIONS
When connecting power to the AD9277, it is recommended that
two separate 1.8 V supplies be used: one for analog (AVDD)
and one for digital (DRVDD). If only one 1.8 V supply is
available, it should be routed to the AVDD1 pin first and then
tapped off and isolated with a ferrite bead or a filter choke
preceded by decoupling capacitors for the DRVDD pin. The
user should employ several decoupling capacitors on all
supplies to cover both high and low frequencies. Locate these
capacitors close to the point of entry at the PCB level and close
to the part, with minimal trace lengths.
A single PCB ground plane should be sufficient when using the
AD9277. With proper decoupling and smart partitioning of the
analog, digital, and clock sections of the PCB, optimum perfor-
mance can be easily achieved.
EXPOSED PADDLE THERMAL HEAT SLUG
RECOMMENDATIONS
It is required that the exposed paddle on the underside of the
device be connected to analog ground to achieve the best elec-
trical and thermal performance of the AD9277. An exposed
continuous copper plane on the PCB should mate to the AD9277
exposed paddle, Pin 0. The copper plane should have several vias
to achieve the lowest possible resistive thermal path for heat
dissipation to flow through the bottom of the PCB. These vias
should be solder-filled or plugged with nonconductive epoxy.
To maximize the coverage and adhesion between the device and
the PCB, partition the continuous copper plane into several uni-
form sections by overlaying a silkscreen or solder mask on the
PCB. This ensures several tie points between the AD9277 and
the PCB during the reflow process, whereas using one continuous
plane with no partitions guarantees only one tie point. See
Figure 78 for a PCB layout example. For detailed information
about packaging and for more PCB layout examples, see the
AN-772 Application Note, A Design and Manufacturing Guide
for the Lead Frame Chip Scale Package (LFCSP), at
www.analog.com.
SILKSCREEN P
A
RTITION
PIN 1 INDICATOR
08181-070
Figure 78. Typical PCB Layout