Datasheet

AD8500
Rev. B | Page 12 of 12
COMPLIANT TO JEDEC STANDARDS MO-203-AA
OUTLINE DIMENSIONS
0.30
0.15
0
.
1
0
M
A
X
1.00
0.90
0.70
0.46
0.36
0.26
SEATING
PLANE
0.22
0.08
1.10
0.80
45
123
PIN 1
0.65 BSC
2.20
2.00
1.80
2.40
2.10
1.80
1.35
1.25
1.15
0.10 COPLANARITY
0.40
0.10
Figure 38. 5-Lead Thin Shrink Small Outline Transistor Package [SC70]
(KS-5)
Dimensions shown in millimeters
ORDERING GUIDE
Model Temperature Range Package Description Package Option Branding
AD8500AKSZ-R2
1
−40°C to +125°C 5-Lead SC70 KS-5 A0F
AD8500AKSZ-REEL
1
−40°C to +125°C 5-Lead SC70 KS-5 A0F
AD8500AKSZ-REEL7
1
−40°C to +125°C 5-Lead SC70 KS-5 A0F
1
Z = RoHS Compliant Part.
©2006–2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06005-0-2/09(B)