Manualshelf

Datasheet

ManualsBrandsANALOG DEVICES ManualsData collecting ICsData acquisition IC - ADC 16 Bit LQFP 64
12345678910
AD7606/AD7606-6/AD7606-4 Data Sheet
Rev. C | Page 8 of 36
Limit at T
MIN
, T
MAX
(0.1 × V
DRIVE
and
0.9 × V
DRIVE
Logic Input Levels)
Limit at T
MIN
, T
MAX
(0.3 × V
DRIVE
and
0.7 × V
DRIVE
Logic Input Levels)
Parameter Min Typ Max Min Typ Max Unit Description
t
13
Delay from
CS
until DB[15:0] three-state disabled
16 19 ns V
DRIVE
above 4.75 V
20 24 ns V
DRIVE
above 3.3 V
25
30
ns
V
DRIVE
above 2.7 V
30 37 ns V
DRIVE
above 2.3 V
t
14
4
Data access time after
RD
falling edge
16 19 ns V
DRIVE
above 4.75 V
21 24 ns V
DRIVE
above 3.3 V
25 30 ns V
DRIVE
above 2.7 V
32 37 ns V
DRIVE
above 2.3 V
t
15
6 6 ns
Data hold time after
RD
falling edge
t
16
6 6 ns
CS
to DB[15:0] hold time
t
17
22 22 ns
Delay from
CS
rising edge to DB[15:0] three-state
enabled
SERIAL READ OPERATION
f
SCLK
Frequency of serial read clock
23.5 20 MHz V
DRIVE
above 4.75 V
17
15
MHz
V
DRIVE
above 3.3 V
14.5 12.5 MHz V
DRIVE
above 2.7 V
11.5 10 MHz V
DRIVE
above 2.3 V
t
18
Delay from
CS
until D
OUT
A/D
OUT
B three-state
disabled/delay from
CS
until MSB valid
15 18 ns V
DRIVE
above 4.75 V
20 23 ns V
DRIVE
above 3.3 V
30 35 ns V
DRIVE
= 2.3 V to 2.7 V
t
19
4
Data access time after SCLK rising edge
17 20 ns V
DRIVE
above 4.75 V
23 26 ns V
DRIVE
above 3.3 V
27 32 ns V
DRIVE
above 2.7 V
34 39 ns V
DRIVE
above 2.3 V
t
20
0.4 t
SCLK
0.4 t
SCLK
ns SCLK low pulse width
t
21
0.4 t
SCLK
0.4 t
SCLK
ns SCLK high pulse width
t
22
7 7 SCLK rising edge to D
OUT
A/D
OUT
B valid hold time
t
23
22 22 ns
CS
rising edge to D
OUT
A/D
OUT
B three-state enabled
FRSTDATA OPERATION
t
24
Delay from
CS
falling edge until FRSTDATA three-
state disabled
15 18 ns V
DRIVE
above 4.75 V
20 23 ns V
DRIVE
above 3.3 V
25 30 ns V
DRIVE
above 2.7 V
30 35 ns V
DRIVE
above 2.3 V
t
25
ns
Delay from
CS
falling edge until FRSTDATA high,
serial mode
15 18 ns V
DRIVE
above 4.75 V
20
23
ns
V
DRIVE
above 3.3 V
25 30 ns V
DRIVE
above 2.7 V
30 35 ns V
DRIVE
above 2.3 V
t
26
Delay from
RD
falling edge to FRSTDATA high
16 19 ns V
DRIVE
above 4.75 V
20
23
ns
V
DRIVE
above 3.3 V
25 30 ns V
DRIVE
above 2.7 V
30 35 ns V
DRIVE
above 2.3 V