Datasheet

Data Sheet AD7606/AD7606-6/AD7606-4
Rev. C | Page 15 of 36
Pin No. Type
1
Mnemonic
Description AD7606 AD7606-6 AD7606-4
22 to 16 DO DB[6:0] DB[6:0] DB[6:0] Parallel Output Data Bits, DB6 to DB0. When
PAR
/SER/BYTE SEL = 0, these
pins act as three-state parallel digital input/output pins. When
CS
and
RD
are low, these pins are used to output DB6 to DB0 of the conversion result.
When
PAR
/SER/BYTE SEL = 1, these pins should be tied to AGND. When
operating in parallel byte interface mode, DB[7:0] outputs the 16-bit con-
version result in two
RD
operations. DB7 (Pin 24) is the MSB; DB0 is the LSB.
23 P V
DRIVE
V
DRIVE
V
DRIVE
Logic Power Supply Input. The voltage (2.3 V to 5.25 V) supplied at this pin
determines the operating voltage of the interface. This pin is nominally at the
same supply as the supply of the host interface (that is, DSP and FPGA).
24 DO DB7/D
OUT
A DB7/D
OUT
A DB7/D
OUT
A Parallel Output Data Bit 7 (DB7)/Serial Interface Data Output Pin (D
OUT
A).
When
PAR
/SER/BYTE SEL = 0, this pins acts as a three-state parallel digital
input/output pin. When
CS
and
RD
are low, this pin is used to output DB7
of the conversion result. When
PAR
/SER/BYTE SEL = 1, this pin functions
as D
OUT
A and outputs serial conversion data (see the Conversion Control
section for more details). When operating in parallel byte mode, DB7 is
the MSB of the byte.
25 DO DB8/D
OUT
B DB8/D
OUT
B DB8/D
OUT
B Parallel Output Data Bit 8 (DB8)/Serial Interface Data Output Pin (D
OUT
B).
When
PAR
/SER/BYTE SEL = 0, this pin acts as a three-state parallel digital
input/output pin. When
CS
and
RD
are low, this pin is used to output
DB8 of the conversion result. When
PAR
/SER/BYTE SEL = 1, this pin functions
as D
OUT
B and outputs serial conversion data (see the Conversion Control
section for more details).
31 to 27
DO
DB[13:9]
DB[13:9]
DB[13:9]
Parallel Output Data Bits, DB13 to DB9. When
PAR
/SER/BYTE SEL = 0, these
pins act as three-state parallel digital input/output pins. When
CS
and
RD
are low, these pins are used to output DB13 to DB9 of the conversion result.
When
PAR
/SER/BYTE SEL = 1, these pins should be tied to AGND.
32 DO/DI DB14/
HBEN
DB14/
HBEN
DB14/
HBEN
Parallel Output Data Bit 14 (DB14)/High Byte Enable (HBEN). When
PAR
/
SER/BYTE SEL = 0, this pin acts as a three-state parallel digital output pin.
When
CS
and
RD
are low, this pin is used to output DB14 of the conversion
result. When
PAR
/SER/BYTE SEL = 1 and DB15/BYTE SEL = 1, the AD7606/
AD7606-6/AD7606-4 operate in parallel byte interface mode. In parallel
byte mode, the HBEN pin is used to select whether the most significant byte
(MSB) or the least significant byte (LSB) of the conversion result is output first.
When HBEN = 1, the MSB is output first, followed by the LSB.
When HBEN = 0, the LSB is output first, followed by the MSB.
In serial mode, this pin should be tied to GND.
33 DO/DI DB15/
BYTE SEL
DB15/
BYTE SEL
DB15/
BYTE SEL
Parallel Output Data Bit 15 (DB15)/Parallel Byte Mode Select (BYTE SEL).
When
PAR
/SER/BYTE SEL = 0, this pin acts as a three-state parallel digital
output pin. When
CS
and
RD
are low, this pin is used to output DB15 of the
conversion result. When
PAR
/SER/BYTE SEL = 1, the BYTE SEL pin is used to
select between serial interface mode and parallel byte interface mode
(see
Table 8). When
PAR
/SER/BYTE SEL = 1 and DB15/BYTE SEL = 0, the
AD7606 operates in serial interface mode. When
PAR
/SER/BYTE SEL = 1
and DB15/BYTE SEL = 1, the AD7606 operates in parallel byte interface mode.
34
DI
REF SELECT
REF SELECT
REF SELECT
Internal/External Reference Selection Input. Logic input. If this pin is set to
logic high, the internal reference is selected and enabled. If this pin is set to
logic low, the internal reference is disabled and an external reference
voltage must be applied to the REFIN/REFOUT pin.
36, 39 P REGCAP REGCAP REGCAP Decoupling Capacitor Pin for Voltage Output from Internal Regulator.
These output pins should be decoupled separately to AGND using a 1 μF
capacitor. The voltage on these pins is in the range of 2.5 V to 2.7 V.