Datasheet

ManualsBrandsANALOG DEVICES ManualsData collecting ICsData acquisition IC - AD converter (ADC) External , Internal TSSOP 24

AD7176-2 Data Sheet

Rev. A | Page 44 of 68

Table 21. AD7176-2 Register Summary

Reg Name Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset RW

0x00 COMMS [7:0] WEN

RA 0x00 W

0x00 STATUS [7:0] RDY

ADC_ERROR CRC_ERROR REG_ERROR RESERVED CHANNEL 0x80 R

0x01 ADCMODE [15:8] REF_EN RESERVED SING_CYC RESERVED DELAY 0x8000 RW

[7:0] RESERVED MODE CLOCKSEL RESERVED

0x02 IFMODE [15:8] RESERVED ALT_SYNC IOSTRENGTH RESERVED DOUT_RESET 0x0000 RW

[7:0] CONTREAD DATA_STAT REG_CHECK RESERVED CRC_EN RESERVED WL16

0x03 REGCHECK [23:16] REGISTER_CHECK[23:16] 0x000000 R

[15:8] REGISTER_CHECK[15:8]

[7:0] REGISTER_CHECK[7:0]

0x04 DATA [23:16] DATA[23:16] 0x000000 R

[15:8] DATA[15:8]

[7:0] DATA[7:0]

0x06 GPIOCON [15:8] RESERVED MUX_IO SYNC_EN ERR_EN ERR_DAT 0x0800 RW

[7:0] RESERVED IP_EN1 IP_EN0 OP_EN1 OP_EN0 GP_DATA1 GP_DATA0

0x07 ID [15:8] ID[15:8] 0x0C9X R

[7:0] ID[7:0]

0x10 CHMAP0 [15:8] CH_EN0 RESERVED SETUP_SEL0 RESERVED AINPOS0[4:3] 0x8001 RW

[7:0] AINPOS0[2:0] AINNEG0

0x11 CHMAP1 [15:8] CH_EN1 RESERVED SETUP_SEL1 RESERVED AINPOS1[4:3] 0x0001 RW

[7:0] AINPOS1[2:0] AINNEG1

0x12 CHMAP2 [15:8] CH_EN2 RESERVED SETUP_SEL2 RESERVED AINPOS2[4:3] 0x0001 RW

[7:0] AINPOS2[2:0] AINNEG2

0x13 CHMAP3 [15:8] CH_EN3 RESERVED SETUP_SEL3 RESERVED AINPOS3[4:3] 0x0001 RW

[7:0] AINPOS3[2:0] AINNEG3

0x20 SETUPCON0 [15:8] RESERVED BI_UNIPOLAR0 RESERVED 0x1020 RW

[7:0] RESERVED REF_SEL0 RESERVED

0x21 SETUPCON1 [15:8] RESERVED BI_UNIPOLAR1 RESERVED 0x1020 RW

[7:0] RESERVED REF_SEL1 RESERVED

0x22 SETUPCON2 [15:8] RESERVED BI_UNIPOLAR2 RESERVED 0x1020 RW

[7:0] RESERVED REF_SEL2 RESERVED

0x23 SETUPCON3 [15:8] RESERVED BI_UNIPOLAR3 RESERVED 0x1020 RW

[7:0] RESERVED REF_SEL3 RESERVED

0x28 FILTCON0 [15:8] SINC3_MAP0 RESERVED ENHFILTEN0 ENHFILT0 0x0000 RW

[7:0] RESERVED ORDER0 ODR0

0x29 FILTCON1 [15:8] SINC3_MAP1 RESERVED ENHFILTEN1 ENHFILT1 0x0000 RW

[7:0] RESERVED ORDER1 ODR1

0x2A FILTCON2 [15:8] SINC3_MAP2 RESERVED ENHFILTEN2 ENHFILT2 0x0000 RW

[7:0] RESERVED ORDER2 ODR2

0x2B FILTCON3 [15:8] SINC3_MAP3 RESERVED ENHFILTEN3 ENHFILT3 0x0000 RW

[7:0] RESERVED ORDER3 ODR3

0x30 OFFSET0 [23:16] OFFSET0[23:16] 0x800000 RW

[15:8] OFFSET0[15:8]

[7:0] OFFSET0[7:0]

0x31 OFFSET1 [23:16] OFFSET1[23:16] 0x800000 RW

[15:8] OFFSET1[15:8]

[7:0] OFFSET1[7:0]

0x32 OFFSET2 [23:16] OFFSET2[23:16] 0x800000 RW

[15:8] OFFSET2[15:8]

[7:0] OFFSET2[7:0]

0x33 OFFSET3 [23:16] OFFSET3[23:16] 0x800000 RW

[15:8] OFFSET3[15:8]

[7:0] OFFSET3[7:0]