Datasheet

AD5751 Data Sheet
Rev. B | Page 10 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
TOP VIEW
(Not to Scale)
AD5751
1SDO/VFAULT
2CLRSEL
3CLEAR
4DVCC
5GND
6SYNC/RSET
7
S
CLK/OUTEN
8SDIN/R0
24 VSENSE+
23 VOUT
22 GND
21 GND
20 COMP1
19 COMP2
18 IOUT
17 AVDD
9
AD2/R1
10
AD1/R2
11
AD0
/R3
12
REXT2
13
REXT1
14
VREF
15
VIN
16
GND
32
N
C/IFAULT
31
FAULT
/TEMP
30
RESET
29
HW
SELECT
28
NC
27
N
C
26
NC
25
NC
NOTES
1. NC = NO CONNECT.
2
. THE EXPOSED PADDLE IS TIED TO GND.
07269-005
Figure 4. Pin Configuration
Table 5. Pin Function Descriptions
Pin No. Mnemonic Description
1 SDO/VFAULT
Serial Data Output (SDO). In software mode, this pin is used to clock data from the input shift register in
readback mode. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
This pin is a CMOS output.
Short-Circuit Fault Alert (VFAULT). In hardware mode, this pin acts as a short-circuit fault alert pin and is
asserted low when a short-circuit error is detected. This pin is an open-drain output and must be
connected to a pull-up resistor.
2 CLRSEL
In hardware or software mode, this pin selects the clear value, either zero-scale or midscale code. In
software mode, this pin is implemented as a logic OR with the internal CLRSEL bit.
3 CLEAR
Active High Input. Asserting this pin sets the output current/voltage to zero-scale code or midscale code
of range selected (user-selectable). CLEAR is a logic OR with the internal clear bit. See the Asynchronous
Clear (CLEAR) section for more details.
In software mode, during power-up, the CLEAR pin level determines the power-on condition of the
voltage channel, which can be active 0 V or tristate.
4 DVCC Digital Power Supply.
5 GND Ground Connection.
6
SYNC
/RSET Positive Edge-Sensitive Latch (SYNC). In software mode, a rising edge parallel loads the input shift
register data into the AD5751, also updating the output.
Resistor Select (RSET). In hardware mode, this pin selects whether the internal or the external current
sense resistor is used.
If RSET = 0, the external sense resistor is chosen.
If RSET = 1, the internal sense resistor is chosen.
7 SCLK/OUTEN
Serial Clock Input (SCLK). In software mode, data is clocked into the input shift register on the falling
edge of SCLK. This pin operates at clock speeds up to 50 MHz.
Output Enable (OUTEN). In hardware mode, this pin acts as an output enable pin.
8 SDIN/R0 Serial Data Input (SDIN). In software mode, data must be valid on the falling edge of SCLK.
Range Decode Bit (R0). In hardware mode, this pin, in conjunction with R1, R2, and R3, selects the output
current/voltage range setting on the part.
9 AD2/R1
Device Addressing Bit (AD2). In software mode, this pin, in conjunction with AD0 and AD1, allows up to
eight devices to be addressed on one bus.
Range Decode Bit (R1). In hardware mode, this pin, in conjunction with R0, R2, and R3, selects the output
current/voltage range setting on the part.