Datasheet

Data Sheet AD5628/AD5648/AD5668
Rev. G | Page 25 of 32
Table 10. Internal Reference Register
Internal REF Register (DB0) Action
0 Reference off (default)
1 Reference on
Table 11. 32-Bit Input Shift Register Contents for Reference Set-Up Command
MSB LSB
DB31 to DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 to DB1 DB0
X
1
0
0
0
X
X
X
X
X
1/0
Don’t cares Command bits (C3 to C0) Address bits (A3 to A0)—don’t cares Don’t cares Internal REF
register
Table 12. Power-Down Modes of Operation
DB9 DB8 Operating Mode
0 0 Normal operation
Power-down modes
0 1 1 kΩ to GND
1 0 100 kΩ to GND
1 1 Three-state
Table 13. 32-Bit Input Shift Register Contents for Power-Down/Power-Up Function
MSB LSB
DB31
to
DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20
DB19
to
DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
X 0 1 0 0 X X X X X PD1 PD0 DAC
H
DAC
G
DAC
F
DAC
E
DAC
D
DAC
C
DAC
B
DAC
A
Don’t
cares
Command bits (C3 to C0) Address bits (A3 to A0)—
don’t cares
Don’t
cares
Power-
down mode
Power-down/power-up channel selection—set bit to 1 to select
RESISTOR
NETWORK
V
OUT
RESISTOR
STRING DAC
05302-058
POWER-DOWN
CIRCUITRY
AMPLIFIER
Figure 61. Output Stage During Power-Down
Table 14. Clear Code Register
Clear Code Register
DB1 DB0
CR1 CR0 Clears to Code
0 0 0x0000
0 1 0x8000
1 0 0xFFFF
1 1 No operation
Table 15. 32-Bit Input Shift Register Contents for Clear Code Function
MSB LSB
DB31 to DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 to DB2 DB1 DB0
X 0 1 0 1 X X X X X CR1 CR0
Don’t cares Command bits (C3 to C0) Address bits (A3 to A0)—don’t cares Don’t cares Clear code register