Datasheet

ManualsBrandsANALOG DEVICES ManualsData collecting ICsData acquisition IC - DA converter (DAC) MSOP 8

Current Output/Serial Input,

16-/14-Bit DACs

Data Sheet

AD5543/AD5553

Rev. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com

FEATURES

16-bit resolution AD5543

14-bit resolution AD5553

±1 LSB DNL

±1 LSB INL

Low noise: 12 nV/√Hz

Low power: I

= 10 µA

0.5 µs settling time

4Q multiplying reference input

2 mA full-scale current ± 20%, with V

REF

= 10 V

Built-in RFB facilitates voltage conversion

3-wire interface

Ultracompact 8-lead MSOP and 8-lead SOIC packages

APPLICATIONS

Automatic test equipment

Instrumentation

Digitally controlled calibration

Industrial control PLCs

GENERAL DESCRIPTION

The AD5543/AD5553 are precision 16-/14-bit, low power,

current output, small form factor digital-to-analog converters

(DACs). They are designed to operate from a single 5 V supply

with a ±10 V multiplying reference.

The applied external reference, V

REF

, determines the full-scale

output current. An internal feedback resistor (R

) facilitates the

R-2R and temperature tracking for voltage conversion when

combined with an external op amp.

A serial-data interface offers high speed, 3-wire microcontroller-

compatible inputs using serial data in (SDI), clock (CLK), and

chip select (

The AD5543/AD5553 are packaged in ultracompact (3 mm ×

4.7 mm) 8-lead MSOP and 8-lead SOIC packages.

FUNCTIONAL BLOCK DIAGRAM

16-BIT/14-BIT SHIFT

DAC

AD5543/AD5553

DAC

REF

OUT

CLK

SDI

GND

CONTROL

LOGIC

16 OR 14

02917-001

Figure 1.

CODE

1.0

4096

INL (LSB)

0.8

8152

12,288

16,384

20,480

24,575

28,672

32,768

36,864

40,960

45,056

49,152

53,248

57,344

61,440

65,536

0.6

0.4

0.2

–0.2

–0.4

–0.6

–0.8

–1.0

02917-002

Figure 2. Integral Nonlinearity

–2

–4

–6

–8

–10

–12

–14

10k 100k 1M 10M 100M

GAIN (dB)

FREQUENCY (Hz)

02917-025

Figure 3. Reference Multiplying Bandwidth

Summary of content (20 pages)

PAGE 1
Current Output/Serial Input, 16-/14-Bit DACs AD5543/AD5553 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM 16-bit resolution AD5543 14-bit resolution AD5553 ±1 LSB DNL ±1 LSB INL Low noise: 12 nV/√Hz Low power: IDD = 10 µA 0.
PAGE 2
AD5543/AD5553 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Applications Information .............................................................. 11 Applications ....................................................................................... 1 Stability ........................................................................................ 11 General Description .........................................
PAGE 3
Data Sheet AD5543/AD5553 SPECIFICATIONS VDD = 5 V ± 10%, VSS = 0 V, IOUT = virtual GND, GND = 0 V, VREF = 10 V, TA = full operating temperature range, unless otherwise noted. Table 1.
PAGE 4
AD5543/AD5553 Data Sheet Parameter AC CHARACTERISTICS4 Output Voltage Settling Time Reference Multiplying Bandwidth DAC Glitch Impulse Feedthrough Error Digital Feedthrough Total Harmonic Distortion Output Spot Noise Voltage Symbol Condition 5 V ± 10% Unit tS To ±0.
PAGE 5
Data Sheet AD5543/AD5553 ABSOLUTE MAXIMUM RATINGS Table 2. Parameter VDD to GND VREF to GND Logic Inputs to GND V(IOUT) to GND Input Current to Any Pin Except Supplies Package Power Dissipation Thermal Resistance, θJA 8-Lead Surface Mount (MSOP) 8-Lead Surface Mount (SOIC) Maximum Junction Temperature (TJ Max) Operating Temperature Range Model B and Model C Storage Temperature Range Lead Temperature R-8, RM-8 (Vapor Phase, 60 sec) R-8, RM-8 (Infrared, 15 sec) Rating −0.3 V to +8 V −18 V to +18 V −0.
PAGE 6
AD5543/AD5553 Data Sheet CLK 1 AD5543/ AD5553 SDI 2 RFB 3 VREF 4 TOP VIEW (Not to Scale) 8 CS 7 VDD 6 GND 5 IOUT 02917-004 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Figure 6. Pin Configuration Table 3. Pin Function Descriptions Pin No. 1 2 3 4 5 Mnemonic CLK SDI RFB VREF IOUT 6 7 8 GND VDD CS Description Clock Input. Positive-edge triggered, clocks data into shift register. Serial Register Input. Data loads directly into the shift register MSB first. Extra leading bits are ignored.
PAGE 7
Data Sheet AD5543/AD5553 1.0 0.8 0.8 0.6 0.6 0.4 0.4 0.2 0.2 DNL (LSB) 1.0 0 –0.2 0 –0.4 –0.4 –0.6 –0.6 –0.8 –0.8 –1.0 0 8192 16,384 24,576 32,768 40,960 49,152 57,344 65,536 CODE (Decimal) –1.0 0 2048 Figure 7. AD5543 Integral Nonlinearity Error 4096 6144 8192 10,240 12,288 14,336 16,384 CODE (Decimal) 02917-008 –0.2 02917-005 INL (LSB) TYPICAL PERFORMANCE CHARACTERISTICS Figure 10. AD5553 Differential Nonlinearity Error 1.5 1.0 VREF = 2.5V TA = 25°C 0.8 1.0 0.2 0 –0.
PAGE 8
AD5543/AD5553 Data Sheet 3.0 SUPPLY CURRENT (mA) 2.5 A2 –5V 5V 2V DLY 67.72µs 2.0 0x5555 1.5 0x8000 1.0 0xFFFF 0x0000 100k 100M 1M 10M CLOCK FREQUENCY (Hz) 136ns Figure 16. Settling Time Figure 13. AD5543 Supply Current vs. Clock Frequency –3.65 90 VDD = 5V ± 10% VREF = 10V 80 –3.70 70 –3.75 60 –3.80 VOUT (V) PSRR (dB) 02917-014 0 10k 02917-011 0.5 50 40 –3.85 –3.90 30 –3.95 20 100 10k 1k FREQUENCY (Hz) 100k 1M –4.
PAGE 9
Data Sheet AD5543/AD5553 CIRCUIT OPERATION Note that a matching switch is used in series with the internal 5 kΩ feedback resistor. If users attempt to measure RFB, power must be applied to VDD to achieve continuity. DAC SECTION VDD The DAC architecture uses a current steering R-2R ladder design. Figure 18 shows the typical equivalent DAC structure. The DAC contains a matching feedback resistor for use with an external op amp (see Figure 19).
PAGE 10
AD5543/AD5553 Data Sheet SERIAL DATA INTERFACE VDD The AD5543/AD5553 use a 3-wire (CS, SDI, CLK) serial data interface. New serial data is clocked into the serial input register in a 16-bit data-word format for the AD5543. The MSB is loaded first. Table 5 defines the 16 data-word bits. Data is placed on the SDI pin and clocked into the register on the positive clock edge of CLK, subject to the data setup-and-hold time requirements that are specified in the interface timing specifications.
PAGE 11
Data Sheet AD5543/AD5553 APPLICATIONS INFORMATION STABILITY BIPOLAR OUTPUT VDD RFB VDD IOUT VREF VO AD8628 GND AD5543/AD5553 02917-021 VREF The AD5543/AD5553 are inherently 2-quadrant multiplying DACs. That is, they can easily be set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage. C1 U2 Figure 21.
PAGE 12
AD5543/AD5553 Data Sheet PROGRAMMABLE CURRENT SOURCE REFERENCE SELECTION Figure 24 shows a versatile V-I conversion circuit using an improved Howland current pump. In addition to the precision current conversion it provides, this circuit enables a bidirectional current flow and high voltage compliance. This circuit can be used in 4 mA to 20 mA current transmitters with up to 500 Ω of load.
PAGE 13
Data Sheet AD5543/AD5553 Table 7. Suitable Analog Devices Precision References Part No. ADR01 ADR01 ADR02 ADR02 ADR03 ADR03 ADR06 ADR06 ADR420 ADR421 ADR423 ADR425 ADR431 ADR435 ADR391 ADR395 Output Voltage (V) 10 10 5.0 5.0 2.5 2.5 3.0 3.0 2.048 2.50 3.00 5.00 2.500 5.000 2.5 5.0 Maximum Temperature Drift (ppm/°C) 3 9 3 9 3 9 3 9 3 3 3 3 3 3 9 9 Initial Tolerance (%) 0.05 0.05 0.06 0.06 0.1 0.1 0.1 0.1 0.05 0.04 0.04 0.04 0.04 0.04 0.16 0.10 ISS (mA) 1 1 1 1 1 1 1 1 0.5 0.5 0.5 0.5 0.8 0.8 0.12 0.
PAGE 14
AD5543/AD5553 Data Sheet EVALUATION BOARD SPORT_TFS CS SPORT_TSCLK SCLK SPORT_DTO SDIN SYSTEM DEVELOPMENT PLATFORM 02917-124 The EVAL-AD5543/EVAL-AD5553 is used in conjunction with an SDP1Z system development platform board available from Analog Devices, which is purchased separately from the evaluation board. The USB-to-SPI communication to the AD5543 is completed using this Blackfin-based development board. The software offers a waveform generator.
PAGE 15
Rev. F | Page 15 of 20 Figure 27. Schematic of AD5543/AD5553 Evaluation Board C8 10uF + 4 U2 ADR435 C9 5 TRIM 0.1uF GND VOUT 8 /CS 2 2 /CS SDIN + VIN SDIN J1-3 J1-4 J1-5 1 SCLK DGND SCLK VDD VSS VDD J1-2 6 CS C1 AGND 0.1uF C10 AGND 6 LK1 VREF IOUT RFB C2 AD5543_53 SDIN SCLK U1 7 VDD DVDD 4 5 3 0.1uF 10uF OP AMP + REFERENCE SUPPLY DAC + VIN FOR SDP + J1-1 J3 U3 + DIS 8 - VDD 3 2 VREF C3 5.6pF VSS C6 V- 4 OP V+ 7 C5 C4 C7 + 10uF 6 0.
PAGE 16
AD5543/AD5553 Data Sheet BMODE1: PULL UP WITH A 10k RESISTOR TO SET SDP TO BOOT FROM A SPI FLASH ON THE DAUGHTER BOARD J2 VIN: USE THIS PIN TO POWER THE SDP REQUIRES 4-7V 200mA RESET_IN BMODE1 UART_TX UART_RX GND GND NC NC SDP NC NC STANDARD NC NC CONNECTOR NC NC NC NC GND GND NC NC NC NC TMR_D TMR_C * TIMERS TMR_B TMR_A GPIO7 GPIO6 GND GND GENERAL GPIO5 GPIO4 INPUT/OUTPUT GPIO3 GPIO2 GPIO1 GPIO0 SCL_0 SCL_1 I2C SDA_0 SDA_1 GND GND SPI_CLK SPI_SEL1/SPI_SS SPI_MISO SPI_SEL_C SPI SPI_MOSI SPI_SEL_B SPI_SE
PAGE 17
AD5543/AD5553 02917-128 Data Sheet 02917-129 Figure 29. Silkscreen—Component Side View (Top Layer) 02917-130 Figure 30 Component Side Artwork Figure 31. Solder Side Artwork Rev.
PAGE 18
AD5543/AD5553 Data Sheet BILL OF MATERIALS Table 10. Name CS AGND C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 GL1 J1 J2 J3 J4 SCLK SDIN U1 U2 U3 U4 USB_VBUS VOUT VREF X1 X2 Part Description Testpoint Testpoint Capacitor+ Capacitor Capacitor Capacitor+ Capacitor Capacitor+ Capacitor Capacitor+ Capacitor Capacitor Capacitor Capacitor Ground link CON\POWER5 SDP-STANDARD-CONN SMB SMB Testpoint Testpoint AD5543/AD5553 ADR435 AD8038 24LC64 Testpoint Testpoint Testpoint MTHOLE-3MM MTHOLE-3MM Value 10 µF 0.1 µF 5.
PAGE 19
Data Sheet AD5543/AD5553 OUTLINE DIMENSIONS 3.20 3.00 2.80 8 3.20 3.00 2.80 5.15 4.90 4.65 5 1 4 PIN 1 IDENTIFIER 0.65 BSC 0.95 0.85 0.75 15° MAX 1.10 MAX 0.80 0.55 0.40 0.23 0.09 6° 0° 0.40 0.25 10-07-2009-B 0.15 0.05 COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-187-AA Figure 32. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters 5.00 (0.1968) 4.80 (0.1890) 1 5 6.20 (0.2441) 5.80 (0.2284) 4 1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0040) COPLANARITY 0.
PAGE 20
AD5543/AD5553 Data Sheet ORDERING GUIDE Model 1, 2 AD5543CRMZ AD5543CRMZ-REEL7 AD5543BR AD5543BRZ AD5543BRM AD5543BRM-REEL7 AD5543BRMZ AD5543BRMZ-REEL7 AD5553CRM AD5553CRM-REEL7 AD5553CRMZ AD5553CRMZ-REEL7 EVAL-AD5543SDZ 1 2 INL (LSB) ±1 ±1 ±2 ±2 ±2 ±2 ±2 ±2 ±1 ±1 ±1 ±1 RES (LSB) 16 16 16 16 16 16 16 16 14 14 14 14 Temperature Range −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C to +85°C −40°C t