Datasheet

Data Sheet AD5426/AD5432/AD5443
Rev. G | Page 17 of 24
SINGLE-SUPPLY APPLICATIONS
Current Mode Operation
These DACs are specified and tested to guarantee operation
in single-supply applications. In the current mode circuit of
Figure 43, I
OUT
2 and hence I
OUT
1 is biased positive by an amount
applied to V
BIAS
.
V
OUT
GND
V
IN
I
OUT
2
I
OUT
1
R
FB
A1
V
REF
V
DD
V
BIAS
V
DD
C1
NOTES
1.
ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE
REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.
A1
03162-044
A2
Figure 43. Single-Supply Current Mode Operation
In this configuration, the output voltage is given by
V
OUT
= {D × (R
FB
/R
DAC
) × (V
BIAS
− V
IN
)} + V
BIAS
As D varies from 0 to 255 (AD5426), 1023 (AD5432) or 4095
(AD5443), the output voltage varies from
V
OUT
= V
BIAS
to V
OUT
= 2 V
BIAS
− V
IN
V
BIAS
should be a low impedance source capable of sinking and
sourcing all possible variations in current at the I
OUT
2 terminal
without any problems.
It is important to note that V
IN
is limited to low voltages because
the switches in the DAC ladder no longer have the same source
drain drive voltage. As a result, their on resistance differs, which
degrades the linearity of the DAC. See Figure 15 to Figure 20.
Voltage Switching Mode of Operation
Figure 44 shows these DACs operating in the voltage switching
mode. The reference voltage, V
IN
, is applied to the I
OUT
1 pin,
I
OUT
2 is connected to AGND, and the output voltage is available
at the V
REF
terminal. In this configuration, a positive reference
voltage results in a positive output voltage, making single-
supply operation possible. The output from the DAC is voltage
at a constant impedance (the DAC ladder resistance), thus an
op amp is necessary to buffer the output voltage. The reference
input no longer sees a constant input impedance, but one that
varies with code. Therefore, the voltage input should be driven
from a low impedance source.
V
IN
R2
R1
V
OUT
GND
I
OUT
1
R
FB
A1
V
REF
V
DD
V
DD
NOTES
1. ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.
03162-045
Figure 44. Single-Supply Voltage Switching Mode Operation
It is important to note that V
IN
is limited to low voltages because
the switches in the DAC ladder no longer have the same source
drain drive voltage. As a result, their on resistance differs, which
degrades the linearity of the DAC.
Also, V
IN
must not go negative by more than 0.3 V or an
internal diode turns on, exceeding the maximum ratings of the
device. In this type of application, the full range of multiplying
capability of the DAC is lost.
POSITIVE OUTPUT VOLTAGE
Note that the output voltage polarity is opposite to the V
REF
polarity for dc reference voltages. To achieve a positive voltage
output, an applied negative reference to the input of the DAC
is preferred over the output inversion through an inverting
amplifier because of the resistor’s tolerance errors. To generate
a negative reference, the reference can be level shifted by an
op amp such that the V
OUT
and GND pins of the reference
become the virtual ground and −2.5 V, respectively, as shown
in Figure 45.
NOTES
1. ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1 IS
A HIGH SPEED AMPLIFIER.
V
OUT
= 0V
TO +2.5V
GND
I
OUT
2
I
OUT
1
R
FB
A1
V
REF
V
DD
= 5V
V
DD
C1
GND
V
IN
V
OUT
ADR03
–
2.5V
–5V
+5V
03162-046
Figure 45. Positive Voltage Output with Minimum of Components