Datasheet
Table Of Contents
- Features
- Applications
- General Description
- Companion Products
- Table of Contents
- Functional Block Diagram
- Specifications
- Absolute Maximum Ratings
- Pin Configurations and Function Descriptions
- Typical Performance Characteristics
- Terminology
- Theory of Operation
- AD5412/AD5422 Features
- Fault Alert
- Voltage Output Short Circuit Protection
- Voltage Output Overrange
- Voltage Output Force-Sense
- Asynchronous Clear (CLEAR)
- Internal Reference
- External Current Setting Resistor
- Digital Power Supply
- External Boost Function
- External Compensation Capacitor
- HART Communication
- Digital Slew Rate Control
- IOUT Filtering Capacitors (LFCSP Package)
- Applications Information
- Outline Dimensions

Data Sheet AD5412/AD5422
Rev. I | Page 27 of 44
THEORY OF OPERATION
The AD5412/AD5422 are precision digital-to-current loop and
voltage output converters designed to meet the requirements of
industrial process control applications. They provide a high
precision, fully integrated, low cost single-chip solution for
generating current loop and unipolar/bipolar voltage outputs.
Current ranges are 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA
to 20 mA; the voltage ranges available are 0 V to 5 V, ± 5 V, 0 V
to 10 V, and ±10 V; a 10% overrange is available on all voltage
output ranges. The current and voltage outputs are available on
separate pins, and only one is active at any time. The desired
output configuration is user selectable via the control register.
ARCHITECTURE
The DAC core architecture of the AD5412/AD5422 consists
of two matched DAC sections. A simplified circuit diagram is
shown in Figure 65. The four MSBs of the 12-/16-bit data-word
are decoded to drive 15 switches, E1 to E15. Each of these switches
connects one of 15 matched resistors to either ground or the
reference buffer output. The remaining 8/12 bits of the data-
word drive the S0 to S7/S11 switches of an 8-/12-bit voltage
mode R-2R ladder network.
8-12 BIT R-2R LADDER FOUR MSBs DECODED INTO
15 EQUAL SEGMENTS
2R 2R
S0 S1 S7/S11 E1 E2 E15
V
OUT
2R 2R 2R 2R 2R
06996-057
Figure 65. DAC Ladder Structure
The voltage output from the DAC core is either converted to
a current (see Figure 66) which is then mirrored to the supply
rail so that the application simply sees a current source output
with respect to ground or it is buffered and scaled to output a
software selectable unipolar or bipolar voltage range (see
Figure 67). The current and voltage are output on separate
pins and cannot be output simultaneously.
12-/16-BIT
DAC
A1
AV
DD
I
OUT
A2
T1
T2
R
SET
R2 R3
06996-058
Figure 66. Voltage-to-Current Conversion Circuitry
06996-059
12-/16-BIT
DAC
RANGE
SCALING
V
CM
REFIN
+V
SENSE
V
OUT
–V
SENSE
R1
R
LOAD
–1V T
O +3V
AD5412/AD5422
Figure 67. Voltage Output
Voltage Output Amplifier
The voltage output amplifier is capable of generating both
unipolar and bipolar output voltages. It is capable of driving
a load of 1 kΩ in parallel with 1 µF (with an external compen-
sation capacitor) to GND. The source and sink capabilities of
the output amplifier can be seen in Figure 37. The slew rate
is 1 V/µs with a full-scale settling time of 25 µs maximum (10 V
step). Figure 67 shows the voltage output driving a load, R
LOAD
,
on top of a common-mode voltage (V
CM
) of −1 V to +3 V. I n
output module applications where a cable could possibly
become disconnected from +V
SENSE
, resulting in the amplifier
loop being broken and possibly resulting in large destructive
voltages on V
OUT
, include an optional resistor (R1) between
+V
SENSE
and V
OUT
, as shown in Figure 67, of a value between
2 kΩ and 5 kΩ to ensure the amplifier loop is kept closed. If
remote sensing of the load is not required, connect +V
SENSE
directly to V
OUT
and connect −V
SENSE
directly to GND. When
changing ranges on the voltage output, a glitch may occur. For
this reason, it is recommended that the output be disabled by
setting the OUTEN bit of the control register to logic low before
changing the output voltage range; this prevents a glitch from
occurring.
Driving Large Capacitive Loads
The voltage output amplifier is capable of driving capacitive
loads of up to 1 µF with the addition of a nonpolarized 4 nF
compensation capacitor between the C
COMP
and V
OUT
pins.
Without the compensation capacitor, up to 20 nF capacitive
loads can be driven.