Datasheet
AD5362/AD5363
Rev. A | Page 11 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
52 51 50 49 48 43 42 41 4047 46 45 44
14 15 16 17 18 19 20 21 22 23 24 25 26
1
2
3
4
5
6
7
8
9
10
11
13
12
39
38
37
36
35
34
33
32
31
30
29
28
27
NC
VOUT4
VOUT5
VOUT6
VOUT7
SIGGND1
NC
NC
NC
NC
NC
NC
NC
LDAC
CLR
RESET
BIN/2SCOMP
BUSY
GPIO
MON_OUT
MON_IN0
NC
NC
V
DD
V
SS
VREF1
NC
SIGGND0
VOUT3
VOUT2
VOUT1
VOUT0
TEMP_OUT
MON_IN1
VREF0
NC
V
SS
V
DD
NC
NC = NO CONNECT
AGND
DV
CC
SDO
PEC
SDI
SCLK
SYNC
DV
CC
DGND
NC
NC
NC
DGND
PIN 1
INDICATOR
AD5362/
AD5363
TOP VIEW
(Not to Scale)
05762-007
PIN 1
INDICATOR
AD5362/
AD5363
TOP VIEW
(Not to Scale)
05762-025
1
2
3
4
5
6
7
8
9
10
11
12
13
14
1
5
1
6
1
7
1
8
1
9
2
0
2
1
2
2
2
3
2
4
2
5
2
6
2
7
2
8
42
41
40
39
38
37
36
35
34
33
32
31
30
29
5
6
5
5
5
4
5
3
5
2
5
1
5
0
4
9
4
8
4
7
4
6
4
5
4
4
4
3
RESET
BIN/2SCOMP
BUSY
GPIO
MON_OUT
MON_IN0
NC
NC
NC
NC
NC
V
DD
V
SS
VREF1
NC = NO CONNECT
V
O
U
T
4
V
O
U
T
5
V
O
U
T
6
V
O
U
T
7
S
I
G
G
N
D
1
N
C
N
C
N
C
N
C
N
C
N
C
N
C
N
C
N
C
NC
NC
NC
NC
SIGGND0
VOUT3
VOUT2
VOUT1
VOUT0
TEMP_OUT
MON_IN1
VREF0
NC
NC
V
SS
V
DD
C
L
R
L
D
A
C
A
G
N
D
D
G
N
D
D
V
C
C
S
D
O
P
E
C
S
D
I
S
C
L
K
S
Y
N
C
D
V
C
C
D
G
N
D
Figure 7. 52-Lead LQFP Pin Configuration Figure 8. 56-Lead LFCSP Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic Description
LQFP LFCSP
1 55
LDAC
Load DAC Logic Input (Active Low). See the BUSY and LDAC Functions section
for more information.
2 56
CLR
Asynchronous Clear Input (Level Sensitive, Active Low). See the Clear Function
section for more information.
3 1
RESET
Digital Reset Input.
4 2
BIN
/2SCOMP Data Format Digital Input. Connecting this pin to DGND selects offset binary.
Setting this pin to 1 selects twos complement. This input has a weak pull-down.
5 3
BUSY
Digital Input/Open-Drain Output. BUSY is open drain when it is an output. See
the BUSY and LDAC Functions section for more information.
6 4 GPIO
Digital I/O Pin. This pin can be configured as an input or output that can be
read back or programmed high or low via the serial interface. When configured
as an input, this pin has a weak pull-down.
7 5 MON_OUT
Analog Multiplexer Output. Any DAC output, the MON_IN0 input, or the
MON_IN1 input can be routed to this output for monitoring.
8, 32 6, 34
MON_IN0,
MON_IN1
Analog Multiplexer Inputs. Can be routed to MON_OUT.
9, 10, 14, 20 to
27, 30, 39 to 42
7 to 11, 15, 16,
22 to 28, 31, 32,
41 to 44
NC No Connect.
11, 28 12, 29 V
DD
Positive Analog Power Supply; 9 V to 16.5 V for specified performance. These
pins should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
12, 29 13, 30 V
SS
Negative Analog Power Supply; −16.5 V to −8 V for specified performance.
These pins should be decoupled with 0.1 μF ceramic capacitors and 10 μF
capacitors.
13 14 VREF1 Reference Input for DAC 4 to DAC 7. This reference voltage is referred to AGND.
34 to 37, 15 to 18 36 to 39, 17 to 20 VOUT0 to VOUT7
DAC Outputs. Buffered analog outputs for each of the eight DAC channels.
Each analog output is capable of driving an output load of 10 kΩ to ground.
Typical output impedance of these amplifiers is 0.5 Ω.
19 21 SIGGND1
Reference Ground for DAC 4 to DAC 7. VOUT4 to VOUT7 are referenced to this
voltage.
31 33 VREF0 Reference Input for DAC 0 to DAC 3. This reference voltage is referred to AGND.