Manual

The following diagrams illustrate the signal timing of the parallel interface when Acknowledge is
issued before Busy.
B-3