Specifications

Exceptions
Supervisor-only data address
Misaligned data address
TLB permission violation (read)
Fast TLB miss (data)
Double TLB miss (data)
MPU region violation (data)
Instruction Type
I
Instruction Fields
A = Register index of operand rA
B = Register index of operand rB
IMM16 = 16-bit signed immediate value
Table 8-9: ldb
Bit Fields
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
A B IMM16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
IMM16 0x07
Table 8-10: ldbio
Bit Fields
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
A B IMM16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
IMM16 0x27
Related Information
Cache and Tightly-Coupled Memory
ldbu / ldbuio
Instruction
load unsigned byte from memory or I/O peripheral
Operation
rB ← 0x000000 : Mem8[rA + σ(IMM16)]
Assembler Syntax
ldbu rB, byte_offset(rA)
ldbuio rB, byte_offset(rA)
Example
ldbu r6, 100(r5)
NII51017
2015.04.02
ldbu / ldbuio
8-49
Instruction Set Reference
Altera Corporation
Send Feedback