Specifications

Table 6-4: DQ/DQS Bus Mode Pins for Cyclone V Devices
Maximum Data Pins per Group
Data Mask
(Optional)
DQSn SupportMode
11YesYesx8
23YesYesx16
DQ/DQS Groups in Cyclone V E
Table 6-5: Number of DQ/DQS Groups Per Side in Cyclone V E Devices
This table lists the DQ/DQS groups for the soft memory controller. For the hard memory controller, you can get the
DQ/DQS groups from the pin table of the specific device. The numbers are preliminary before the devices are
available.
x16x8SidePackageMember Code
02Top
256-pin FineLine BGA
A2
A4
01Left
02Right
03Bottom
03Top
324-pin Ultra FineLine BGA
02Left
02Right
04Bottom
04Top
383-pin Micro FineLine BGA
02Left
01Right
04Bottom
15Top
484-pin Ultra FineLine BGA
01Left
02Right
16Bottom
15Top
484-pin FineLine BGA
01Left
02Right
16Bottom
External Memory Interfaces in Cyclone V Devices
Altera Corporation
Send Feedback
CV-52006
DQ/DQS Groups in Cyclone V E
6-4
2013.05.06