Datasheet

Table Of Contents
Figure 32: Tangent Line for
t
IS (Command and Address – Clock)
V
SS
Setup slew rate
rising signal
Setup slew rate
falling signal
=
=
V
DDQ
V
IH(AC)min
V
IH(DC)min
V
REF(DC)
V
IL(DC)max
V
IL(DC)max
Tangent
line
V
REF
to AC
region
Nominal
line
t
VAC
t
VAC
DQS
DQS#
CK#
CK
t
IS
t
IH
t
IS
t
IH
V
REF
to AC
region
Tangent
line
Nominal
line
Tangent line (V
IH(DC)min
- V
REF(DC)
)
Tangent line (V
REF(DC)
- V
IL(AC)max
)
ΔTR
ΔTR
ΔTF
ΔTF
Note:
1. The clock and the strobe are drawn on different time scales.
8Gb: x4, x8, x16 DDR3L SDRAM
Command and Address Setup, Hold, and Derating
98
Rev 2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211