Datasheet
Table Of Contents
- DDR3L SDRAM
- Description
- State Diagram
- Functional Description
- Functional Block Diagrams
- Ball Assignments and Descriptions
- Package Dimensions
- Electrical Specifications
- Thermal Characteristics
- Electrical Specifications – I DD Specifications and Conditions
- Electrical Characteristics – 1.35V IDD Specifications
- Electrical Specifications – DC and AC
- ODT Characteristics
- Output Driver Impedance
- Output Characteristics and Operating Conditions
- Speed Bin Tables
- Electrical Characteristics and AC Operating Conditions
- Electrical Characteristics and AC Operating Conditions
- Command and Address Setup, Hold, and Derating
- Data Setup, Hold, and Derating
- Commands – Truth Tables
- Commands
- Input Clock Frequency Change
- Write Leveling
- Initialization
- Voltage Initialization / Change
- Mode Registers
- Mode Register 0 (MR0)
- Mode Register 1 (MR1)
- Mode Register 2 (MR2)
- Mode Register 3 (MR3)
- MODE REGISTER SET (MRS) Command
- ZQ CALIBRATION Operation
- ACTIVATE Operation
- READ Operation
- WRITE Operation
- PRECHARGE Operation
- SELF REFRESH Operation
- Extended Temperature Usage
- Power-Down Mode
- RESET Operation
- On-Die Termination (ODT)
- Dynamic ODT
- Synchronous ODT Mode
- Asynchronous ODT Mode
- Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

ODT Characteristics
The ODT effective resistance R
TT
is defined by MR1[9, 6, and 2]. ODT is applied to the
DQ, DM, DQS, DQS#, and TDQS, TDQS# balls (x8 devices only). The ODT target values
and a functional representation are listed in Table 29 and Table 30 (page 51). The indi-
vidual pull-up and pull-down resistors (R
TT(PU)
and R
TT(PD)
) are defined as follows:
• R
TT(PU)
= (V
DDQ
- V
OUT
)/|I
OUT
|, under the condition that R
TT(PD)
is turned off
• R
TT(PD)
= (V
OUT
)/|I
OUT
|, under the condition that R
TT(PU)
is turned off
Figure 19: ODT Levels and I-V Characteristics
R
TT(PU)
R
TT(PD)
ODT
Chip in termination mode
V
DDQ
DQ
V
SSQ
I
OUT
= I
PD
- I
PU
I
PU
I
PD
I
OUT
V
OUT
To
other
circuitry
such as
RCV, . . .
Table 29: On-Die Termination DC Electrical Characteristics
Parameter/Condition Symbol Min Nom Max Unit Notes
R
TT
effective impedance R
TT(EFF)
See Table 30 (page 51) 1, 2
Deviation of VM with respect to
V
DDQ
/2
ΔVM –5 5 % 1, 2, 3
Notes:
1. Tolerance limits are applicable after proper ZQ calibration has been performed at a
stable temperature and voltage (V
DDQ
= V
DD
, V
SSQ
= V
SS
). Refer to ODT Sensitivity
(page 52) if either the temperature or voltage changes after calibration.
2. Measurement definition for R
TT
: Apply V
IH(AC)
to pin under test and measure current
I[V
IH(AC)
], then apply V
IL(AC)
to pin under test and measure current I[V
IL(AC)
]:
R
TT
=
V
IH(AC)
- V
IL(AC)
I(V
IH(AC)
) - I(V
IL(AC)
)
3. Measure voltage (VM) at the tested pin with no load:
ΔVM = – 1
2 × VM
V
DDQ
× 100
4. For IT and AT devices, the minimum values are derated by 6% when the device operates
between –40°C and 0°C (T
C
).
8Gb: x4, x8, x16 DDR3L SDRAM
ODT Characteristics
50
Rev 2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211