Datasheet

Table 18: I
DD7
Measurement Loop (Continued)
CK, CK#
CKE
Sub-Loop
Cycle Number
Command
CS#
RAS# CAS#
WE#
ODT
BA[2:0]
A[15:11]
A[10]
A[9:7] A[6:3] A[2:0]
Data
3
Toggling
Static HIGH
16 3 × nFAW + nRRD Repeat sub-loop 11, use BA[2:0] = 5
17 3 × nFAW + 2 × nRRD Repeat sub-loop 10, use BA[2:0] = 6
18 3 × nFAW + 3 × nRRD Repeat sub-loop 11, use BA[2:0] = 7
19
3 × nFAW + 4 × nRRD D10000700000 –
3 × nFAW + 4 × nRRD + 1 Repeat cycle 3 × nFAW + 4 × nRRD until 4 × nFAW - 1, if needed
Notes:
1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.
2. DM is LOW.
3. Burst sequence is driven on each DQ signal by the RD command.
4. AL = CL-1.
8Gb: x4, x8, x16 DDR3L SDRAM
Electrical Specifications – I
DD
Specifications and Conditions
37
Rev.2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: [phone] FAX: [phone]