Datasheet
Table Of Contents
- DDR3L SDRAM
- Description
- State Diagram
- Functional Description
- Functional Block Diagrams
- Ball Assignments and Descriptions
- Package Dimensions
- Electrical Specifications
- Thermal Characteristics
- Electrical Specifications – I DD Specifications and Conditions
- Electrical Characteristics – 1.35V IDD Specifications
- Electrical Specifications – DC and AC
- ODT Characteristics
- Output Driver Impedance
- Output Characteristics and Operating Conditions
- Speed Bin Tables
- Electrical Characteristics and AC Operating Conditions
- Electrical Characteristics and AC Operating Conditions
- Command and Address Setup, Hold, and Derating
- Data Setup, Hold, and Derating
- Commands – Truth Tables
- Commands
- Input Clock Frequency Change
- Write Leveling
- Initialization
- Voltage Initialization / Change
- Mode Registers
- Mode Register 0 (MR0)
- Mode Register 1 (MR1)
- Mode Register 2 (MR2)
- Mode Register 3 (MR3)
- MODE REGISTER SET (MRS) Command
- ZQ CALIBRATION Operation
- ACTIVATE Operation
- READ Operation
- WRITE Operation
- PRECHARGE Operation
- SELF REFRESH Operation
- Extended Temperature Usage
- Power-Down Mode
- RESET Operation
- On-Die Termination (ODT)
- Dynamic ODT
- Synchronous ODT Mode
- Asynchronous ODT Mode
- Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

Table 17: I
DD
Measurement Conditions for I
DD6
, I
DD6ET
, and I
DD8
I
DD
Test
I
DD6
: Self Refresh Current
Normal Temperature Range
T
C
= 0°C to +85°C
I
DD6ET
: Self Refresh Current
Extended Temperature Range
T
C
= 0°C to +95°C I
DD8
: Reset
2
CKE LOW LOW Midlevel
External clock Off, CK and CK# = LOW Off, CK and CK# = LOW Midlevel
t
CK N/A N/A N/A
t
RC N/A N/A N/A
t
RAS N/A N/A N/A
t
RCD N/A N/A N/A
t
RRD N/A N/A N/A
t
RC N/A N/A N/A
CL N/A N/A N/A
AL N/A N/A N/A
CS# Midlevel Midlevel Midlevel
Command inputs Midlevel Midlevel Midlevel
Row/column addresses Midlevel Midlevel Midlevel
Bank addresses Midlevel Midlevel Midlevel
Data I/O Midlevel Midlevel Midlevel
Output buffer DQ, DQS Enabled Enabled Midlevel
ODT
1
Enabled, midlevel Enabled, midlevel Midlevel
Burst length N/A N/A N/A
Active banks N/A N/A None
Idle banks N/A N/A All
SRT Disabled (normal) Enabled (extended) N/A
ASR Disabled Disabled N/A
Notes:
1. “Enabled, midlevel” means the MR command is enabled, but the signal is midlevel.
2. During a cold boot RESET (initialization), current reading is valid after power is stable
and RESET has been LOW for 1ms; During a warm boot RESET (while operating), current
reading is valid after RESET has been LOW for 200ns +
t
RFC.
8Gb: x4, x8, x16 DDR3L SDRAM
Electrical Specifications – I
DD
Specifications and Conditions
35
Rev.2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211