Datasheet

Table Of Contents
Figure 117: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit
T0 T1 T2 Ta0 Ta1 Ta2 Ta3 Ta4 Ta5 Ta6 Tb0 Tb1 Tb2 Tc0 Tc1
Td0
Td1
Tc2
CK
CK#
Don’t CareTransitioning
ODT C
synchronous
NOP NOPNOP
COMMAND
NOP NOP NOP NOP NOP NOP NOP NOP NOP
R
TT
B
asynchronous
or synchronous
DRAM R
TT
A
asynchronous
DRAM R
TT
C
synchronous
R
TT,nom
NOPNOP
ODT B
asynchronous
or synchronous
CKE
t
AOF (MIN)
R
TT,nom
Indicates break
in time scale
ODTLoff +
t
AOF (MIN)
t
AOFPD (MAX)
ODTLoff +
t
AOF (MAX)
t
XPDLL
t
AOF (MAX)
ODTLoff
ODT A
asynchronous
PDX transition period
t
AOFPD (MIN)
t
AOFPD (MAX)
R
TT,nom
t
ANPD
t
AOFPD (MIN)
Note:
1. CL = 6; AL = CL - 1; CWL = 5; ODTLoff = WL - 2 = 8.
8Gb: x4, x8, x16 DDR3L SDRAM
Asynchronous to Synchronous ODT Mode Transition (Power-
Down Exit)
205
Rev.2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211