Datasheet

ManualsBrandsAlliance Memory ManualsDRAMDRAM 8GB 1.25ns TFBGA

200

201

202

203

204

205

206

207

208

209

Table Of Contents

DDR3L SDRAM
Description
- FBGA Part Marking Decoder
State Diagram
Functional Description
- Industrial Temperature
- General Notes
Functional Block Diagrams
Ball Assignments and Descriptions
Package Dimensions
Electrical Specifications
- Absolute Ratings
- Input/Output Capacitance
Thermal Characteristics
Electrical Specifications – I DD Specifications and Conditions
Electrical Characteristics – 1.35V IDD Specifications
Electrical Specifications – DC and AC
- DC Operating Conditions
- Input Operating Conditions
- DDR3L 1.35V AC Overshoot/Undershoot Specification
- DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals
- DDR3L 1.35V Slew Rate Definitions for Differential Input Signals
ODT Characteristics
- 1.35V ODT Resistors
- ODT Sensitivity
- ODT Timing Definitions
Output Driver Impedance
- 34 Ohm Output Driver Impedance
- DDR3L 34 Ohm Driver
- DDR3L 34 Ohm Output Driver Sensitivity
- DDR3L Alternative 40 Ohm Driver
- DDR3L 40 Ohm Output Driver Sensitivity
Output Characteristics and Operating Conditions
- Reference Output Load
- Slew Rate Definitions for Single-Ended Output Signals
- Slew Rate Definitions for Differential Output Signals
Speed Bin Tables
Electrical Characteristics and AC Operating Conditions
Electrical Characteristics and AC Operating Conditions
Command and Address Setup, Hold, and Derating
Data Setup, Hold, and Derating
Commands – Truth Tables
Commands
- DESELECT
- NO OPERATION
- ZQ CALIBRATION LONG
- ZQ CALIBRATION SHORT
- ACTIVATE
- READ
- WRITE
- PRECHARGE
- REFRESH
- SELF REFRESH
- DLL Disable Mode
Input Clock Frequency Change
Write Leveling
- Write Leveling Procedure
- Write Leveling Mode Exit Procedure
Initialization
Voltage Initialization / Change
- VDD Voltage Switching
Mode Registers
Mode Register 0 (MR0)
- Burst Length
- Burst Type
- DLL RESET
- Write Recovery
- Precharge Power-Down (Precharge PD)
- CAS Latency (CL)
Mode Register 1 (MR1)
- DLL Enable/DLL Disable
- Output Drive Strength
- OUTPUT ENABLE/DISABLE
- TDQS Enable
- On-Die Termination
- WRITE LEVELING
- POSTED CAS ADDITIVE Latency
Mode Register 2 (MR2)
- CAS WRITE Latency (CWL)
- AUTO SELF REFRESH (ASR)
- SELF REFRESH TEMPERATURE (SRT)
- SRT vs. ASR
- DYNAMIC ODT
Mode Register 3 (MR3)
- MULTIPURPOSE REGISTER (MPR)
- MPR Functional Description
- MPR Register Address Definitions and Bursting Order
- MPR Read Predefined Pattern
MODE REGISTER SET (MRS) Command
ZQ CALIBRATION Operation
ACTIVATE Operation
READ Operation
WRITE Operation
- DQ Input Timing
PRECHARGE Operation
SELF REFRESH Operation
Extended Temperature Usage
Power-Down Mode
RESET Operation
On-Die Termination (ODT)
- Functional Representation of ODT
- Nominal ODT
Dynamic ODT
- Dynamic ODT Special Use Case
- Functional Description
Synchronous ODT Mode
- ODT Latency and Posted ODT
- Timing Parameters
- ODT Off During READs
Asynchronous ODT Mode
- Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)
- Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)

Figure 115: Asynchronous ODT Timing with Fast ODT Transition

T0 T1 T2 T3 T4 T5 T6 T7 T8 T9

AONPD (MAX)

AOFPD (MAX)

T10 T11 T12 T13 T14 T15

T17

T16

CK#

ODT

TT,nom

Don’t CareTransitioning

CKE

AOFPD (MIN)

AONPD (MIN)

Note:

1. AL is ignored.

Table 88: Asynchronous ODT Timing Parameters for All Speed Bins

Symbol Description Min Max Unit

AONPD Asynchronous R

turn-on delay (power-down with DLL off) 2 8.5 ns

AOFPD Asynchronous R

turn-off delay (power-down with DLL off) 2 8.5 ns

8Gb: x4, x8, x16 DDR3L SDRAM

Asynchronous ODT Mode

201

Rev.2.0 June 2016

Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211