Datasheet

Figure 60: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble
T0 Ta Tb
CK
CK#
DQ
DQS, DQS#
t
MOD
t
MPRR
Don’t Care
Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7 Tc8 Tc9 Tc10 Td
NOP NOP NOP NOP NOP MRS NOP NOP ValidCommand MRSPREA
READ
1
READ
1
NOP NOP
Indicates break in time scale
Bank address 3 Valid 3Valid
0A[1:0] Valid
0
2
0
2
1A2
1
4
0
3
0
00A[9:3] Valid Valid 00
01A10/AP Valid Valid 0 0A11 Valid Valid 0 0A12/BC#
Valid
1
Valid
1
0
0
A[15:13]
Valid Valid 0
RL
RL
t
RF
t
MOD
t
CCD
Notes:
1. READ with BC4 either by MRS or OTF. 2. Memory controller must drive 0 on A[1:0]. 3. A2 = 0 selects lower 4 nibble bits 0 . . . 3. 4. A2 = 1 selects upper 4 nibble bits 4 . . . 7.
8Gb: x4, x8, x16 DDR3L SDRAM
Mode Register 3 (MR3)
147
Rev 2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: [phone] FAX: [phone]