Datasheet

Table Of Contents
Figure 59: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout
T0 Ta Tb Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7 Tc8 Tc9 Tc10 Td
CK
CK#
t
MPRR
Don’t Care
Indicates break
in time scale
RL
3 Valid 3Bank address Valid
A[1:0] Valid
0
2
0
2
0
A2
1
2
0
2
1 0
0A[15:13] Valid Valid 0
A[9:3] Valid Valid 0000
A11 Valid Valid 00
A12/BC#
Valid
1
00
A10/AP Valid Valid 001
RL
PREA
READ
1
NOP NOP NOP NOP NOP NOP NOP NOP NOP MRS ValidCommand
READ
1
MRS
DQ
Valid
DQS, DQS#
t
RP
t
MOD
t
CCD
t
MOD
Notes:
1. READ with BL8 either by MRS or OTF.
2. Memory controller must drive 0 on A[2:0].
8Gb: x4, x8, x16 DDR3L SDRAM
Mode Register 3 (MR3)
146
Rev 2.0 June 2016
© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211