Datasheet

7.13 Deep Power Down
The Deep Power-Down (DPD) mode enables very low standby currents. All internal voltage generators inside the LPDDR
SDRAM are stopped and all memory data is lost in this mode. All the information in the Mode Register and the Extended Mode
Register is lost.
Deep Power-Down is entered using the BURST TERMINATE command (see Figure 21) except that CKE is registered Low. All
banks must be in idle state with no activity on the data bus prior to entering the DPD mode. While in this state, CKE must be
held in a constant Low state.
To exit the DPD mode, CKE is taken high after the clock is stable and NOP commands must be maintained for at least 200 ȝs.
After 200 ȝs a complete re-init
ialization is required following steps 4 through 11 as defined for the initialization sequence.
Deep Power-Down entry and exit is shown in Figure 38.
Figure 38 — Deep Power-Down Entry and Exit
AS4C16M16MD1
256Mb MOBILE DDR SDRAM
Confidential
- 42/56 -
Ver.1.1 Oct.2015