Datasheet

7.12 Power Down
Figure 36 — Self Refresh Entry and Exit
Power-down is entered when CKE is registered Low (no accesses can be in progress). If power-down occurs when all banks are
idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode
is referred to as active power-down.
Entering power-down deactivates the input and output buffers, excluding CK, CK and CKE. In power-down mode, CKE Low
must be maintained, and all other input signals are “Don’t Care”. The minimum power-down duration is specified by t
CKE.
However, power-down duration is limited by the refresh requirements of the device.
The power-down state is synchronousl
y exited when CKE is registered High (along with a NOP or DESELECT command). A
valid command may be applied t
XP after exit from power-down.
Figure 37 shows Power-down entry and exit.
For Clock Stop during Power-Down mode, please refer to the Clock Stop subsection in this specification
AS4C16M16MD1
256Mb MOBILE DDR SDRAM
Confidential
- 40/56 -
Ver.1.1 Oct.2015