Specifications

To test the single-clock, single-edge, state acquisition (logic analyzer) 3–24
Set up the equipment 3–24
Set up the logic analyzer 3–25
Connect the logic analyzer 3–27
Verify the test signal 3–29
Check the setup/hold combination 3–31
Test the next channels 3–36
To test the multiple-clock, multiple-edge, state acquisition (logic analyzer) 3–37
Set up the equipment 3–37
Set up the logic analyzer 3–38
Connect the logic analyzer 3–40
Verify the test signal 3–42
Check the setup/hold with single clock edges, multiple clocks 3–44
Test the next channels 3–48
To test the single-clock, multiple-edge, state acquisition (logic analyzer) 3–49
Set up the equipment 3–49
Set up the logic analyzer 3–50
Connect the logic analyzer 3–52
Verify the test signal 3–54
Check the setup/hold with single clock, multiple clock edges 3–56
Test the next channels 3–59
To test the time interval accuracy (logic analyzer) 3–60
Set up the equipment 3–60
Set up the logic analyzer 3–61
Connect the logic analyzer 3–64
Acquire the data 3–64
To test the CAL OUTPUT ports (oscilloscope) 3–65
Set up the equipment 3–65
Set up the logic analyzer 3–66
Verify the DC CAL OUTPUT port 3–67
Set up the logic analyzer 3–68
Verify the AC CAL OUTPUT port 3–68
To test the input resistance (oscilloscope) 3–69
Set up the equipment 3–69
Set up the logic analyzer 3–70
Connect the logic analyzer 3–71
Acquire the data 3–72
Perform an operational accuracy calibration 3–72
Contents
vi