Specifications

56
Chapter 3: Testing Performance
To Test the Single-clock, Single-edge, State Acquisition
Verify the test signal
1 Check the clock period. Using the oscilloscope, verify that the master-to-
master clock time is 5.000 ns, +0 ps or -100 ps.
a Turn on the pulse generator channel 1, channel 2, and trigger outputs.
b In the oscilloscope Timebase menu, select Position. Using the
oscilloscope knob, position the clock waveform so that a rising edge
appears at the left of the display.
c On the oscilloscope, select [Shift] Period: channel 2, then select [Enter]
to display the clock period (Period(2)). If the period is more than
5.000 ns, go to step d. If the period is less than or equal to 5.000 ns but
greater than 4.900 ns, go to step 2.
d In the oscilloscope Timebase menu, increase Position 5.000 ns. If the
period is more than 5.000 ns, decrease the pulse generator Period in
10 ps increments until one of the two periods measured is less than or
equal to 5.000 ns but greater than 4.900 ns.
Clock Period
Clock Signal
Data Signal