User Manual MIO-5271 Intel® Core™ U-series (i5/Celeron®), 3.
Copyright The documentation and the software included with this product are copyrighted 2014 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves the right to make improvements in the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without the prior written permission of Advantech Co., Ltd. Information provided in this manual is intended to be accurate and reliable.
Product Warranty (2 years) Advantech warrants to you, the original purchaser, that each of its products will be free from defects in materials and workmanship for two years from the date of purchase. This warranty does not apply to any products which have been repaired or altered by persons other than repair personnel authorized by Advantech, or which have been subject to misuse, abuse, accident or improper installation.
Declaration of Conformity CE This product has passed the CE test for environmental specifications. Test conditions for passing included the equipment being operated within an industrial enclosure. In order to protect the product from being damaged by ESD (Electrostatic Discharge) and EMI leakage, we strongly recommend the use of CE-compliant industrial enclosure products.
Packing List Before you begin installing your card, please make sure that the following materials have been shipped: 1 x MIO-5271 SBC 1 x SATA Cable 30cm (p/n: 1700006291) 1 x SATA Power Cable 35cm (p/n: 1700018785) 1 x Audio Cable 20cm (p/n: 1700019584) 2 x COM RS-232 Cable 22cm (p/n: 1701200220) 1 x Heatsink (24mm) (p/n: 1960057432N001) 1 x Startup manual (p/n: 2006527100) 1 x Mini Jumper(10pcs package) (p/n: 9689000002) 1 x Screw Kit (3pcs screws for miniPCIe) (
MIO-5271 User Manual vi
Contents Chapter 1 General Information ............................1 1.1 1.2 Introduction ............................................................................................... 2 Specifications ............................................................................................ 2 1.2.1 Functional Specifications .............................................................. 2 1.2.2 OS support.................................................................................... 4 1.2.
3.3.6 3.4 3.5 3.6 3.7 Chapter CPU Configuration...................................................................... 24 Figure 3.9 CPU Configuration Setting ....................................... 24 3.3.7 SATA Configuration .................................................................... 25 Figure 3.10SATA Configuration.................................................. 25 3.3.8 AMT Configuration...................................................................... 26 Figure 3.11AMT Configuration .
B.2 B.3 B.4 DMA Channel assignments..................................................................... 70 Table B.2: DMA Channel assignments ...................................... 70 1st MB memory map ............................................................................... 70 Table B.3: 1st MB memory map ................................................ 70 Interrupt assignments.............................................................................. 71 Table B.4: Interrupt assignments ........
MIO-5271 User Manual x
Chapter 1 1 General Information This chapter gives background information on the MIO-5271.
1.1 Introduction MIO-5271 is designed using MI/O Extension form factor (compact series, 146 x 102 mm) and powered by the latest generation of Intel® Core™ U series processors which have low power features but also high performance computing and multimedia capabilities. Based on numerous demands from embedded applications, Advantech developed an optimized thermal solution for MIO-5271. This makes the possibility of fanless design on this kind of high performance platform.
Chapter 1 ∗ Supports wake-up from sleeping states S1, S3 ∗ Supports legacy Keyboard/Mouse software – Power Management Logic ∗ Supports Intel Power Optimizer ∗ Supports ACPI 4.
∗ Supports up to 9 KB jumbo frames (full duplex) * Supports IEEE 1588 – Port2: i210 Gigabit Ethernet Controller ∗ Flow Control Support compliant with the 802.3X Specification ∗ Compliant with the 1 Gb/s IEEE 802.3 802.3u 802.3ab Specifications ∗ Magic Packet* wake-up enable with unique MAC address * Supports IEEE 1588 Peripheral interface – MIOe Unified Expansion ∗ DisplayPort1 ∗ 1 PCIe x1 ∗ 3 USB 2.
∗ MIO-5271U-S6A1E: 1.71 A @ 12 V (20.52 W) ∗ MIO-5271U-S9A1E: 2.46 A @ 12 V (29.52 W) – Idle mode ∗ MIO-5271U-S6A1E: 0.38 A @ 12 V (4.56 W) ∗ MIO-5271U-S9A1E: 0.39 A @ 12 V (4.68 W) 1.2.5 Environmental Operating temperature: 0 ~ 60°C (32 ~ 140°F) Operating Humidity: 40°C @ 85% RH Non-Condensing Storage Temperature: Storage temperature: -40~85°C Storage Humidity: Relative humidity: 95% @ 60°C 1 It will not be supported in default, please contact to Advantech if this function is needed.
1.3 Block Diagram DDRIII SO-DIMM Single Channel 48-bit LVDS connector CH7511 HDMI/DP DP DP eDP PTN3392 RGB VGA DP RJ45 PHY : Intel i218-V RJ45 GbE : Intel i210 2 SATA Ports PCIe x 1 S3 PCIe x 1 USB 2.0 6Gb/s MIOe USB 2.0 Haswell ULT 2 USB 2.0 Coastline connector USB 2.0 Internal connector Expansion connector LPC SMBus USB 2.0 PCIe x 1 USB 3.0 & 2.0 Audio In/Out UART SIO IT8768 PCIe HD Audio USB 2.0 LPC 1 USB 2.
Chapter 1 1.4 Board layout: dimensions Figure 1.2 MIO-5271 Mechanical Drawing (Bottom Side) 7 MIO-5271 User Manual General Information Figure 1.
Figure 1.
Chapter 2 2 Installation This chapter explains the setup procedures of the MIO-5271 hardware, including instructions on setting jumpers and connecting peripherals, switches and indicators. Be sure to read all safety precautions before you begin the installation procedure.
2.1 Jumpers & Switches The MIO-5271 has a number of jumpers that allow you to configure your system to suit your application. The table below lists the functions of the various jumpers. Table 2.1: Jumpers & Switches J2 Auto Power On Setting J3 LCD Power SW2 mPCIe & mSATA selection SW3 Clear CMOS 2.2 Connectors Onboard connectors link the MIO-5271 to external devices such as hard disk drives, a keyboard, or floppy drives. The table below lists the function of each of the board's connectors.
Chapter 2 2.3 Locating connectors & block diagram Installation Figure 2.1 MIO-5271 Connector Locations (Top Side) Figure 2.2 MIO-5271 Connector Locations (Bottom Side) Figure 2.
2.4 Setting Jumpers You may configure your card to match the needs of your application by setting jumpers. A jumper is a metal bridge used to close an electric circuit. It consists of two metal pins and a small metal clip (often protected by a plastic cover) that slides over the pins to connect them. To “close” a jumper, you connect the pins with the clip. To “open” a jumper, you remove the clip. Sometimes a jumper will have three pins, labeled 1, 2 and 3.
(1 & 2)* Chapter 2 2.4.3 PCIe & mSATA Selection (SW2) (3 & 4) (2 & 4) Installation Table 2.5: mPCIe & mSATA Selection (SW2) Setting Function (1 & 2)* mSATA (default) (3 & 4) mPCIe (2 & 4) Auto Detect1 1 Some of mSATA or mPCIe modules can't be recognized correctly through Auto Detect setting. We suggest to use mSATA or mPCIe setting directly if you meet any compatibility problems. 2.4.4 Clear CMOS (SW3) (1-2)* (2-3) Table 2.
MIO-5271 User Manual 14
Chapter 3 AMI BIOS Setup 3
AMIBIOS has been integrated into many motherboards for over a decade. With the AMIBIOS Setup program, you can modify BIOS settings and control the various system features. This chapter describes the basic navigation of the MIO-5271 BIOS setup screens. Figure 3.1 Setup program initial screen AMI’s BIOS ROM has a built-in Setup program that allows users to modify the basic system configuration. This information is stored in battery-backed CMOS so it retains the Setup information when the power is turned off.
Turn on the computer and then press or to enter Setup menu. 3.2 Main Setup Figure 3.2 Main setup screen The Main BIOS setup screen has two main frames. The left frame displays all the options that can be configured. Grayed-out options cannot be configured; options in blue can. The right frame displays the key legend. Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it. 3.2.
3.3 Advanced BIOS Features Setup Select the Advanced tab from the MIO-5271 setup screen to enter the Advanced BIOS Setup screen. You can select any of the items in the left frame of the screen, such as CPU Configuration, to go to the sub menu for that item. You can display an Advanced BIOS Setup option by highlighting it using the keys. All Advanced BIOS Setup options are described in this section. The Advanced BIOS Setup screens is shown below. The sub menus are described on the following pages.
Chapter 3 3.3.1 PCI Subsystem Settings AMI BIOS Setup Figure 3.4 PCI Subsystem Settings PCI Latency Timer This item allows users to programmed PCI Latency timer. VGA Palette Snoop This item allows users to enable or disable VGA Palette Snoop. PERR# Generation This item allows users to enable or disable PERR# Generation. SERR# Generation This item allows users to enable or disable SERR# Generation.
3.3.2 PCI Express Device Register Settings Figure 3.
Chapter 3 3.3.3 ACPI Settings AMI BIOS Setup Figure 3.6 ACPI Setting Enable ACPI Auto Configuration This item allows users to enable or disable BIOS ACPI auto configuration. Enable Hibernation This item allows users to enable or disable hibernation. ACPI Sleep State This item allows users to set the ACPI sleep state. Lock Legacy Resources This item allows users to lock legacy devices' resources. S3 Video Repost This item allows users to enable or disable VBIOS run after S3 resume.
3.3.4 Trusted Computing Figure 3.7 Trusted Computing Configuration Security Device Support Enable or disable BIOS support for security device.
Chapter 3 3.3.5 S5 RTC Wake Settings AMI BIOS Setup Figure 3.
3.3.6 CPU Configuration Figure 3.9 CPU Configuration Setting Hyper Threading Technology This item allows users to enable or disable Intel? Hyper Threading technology. Active Processor Cores This item allows users to set how many processor cores should be active. Limit CPUID Maximum This item allows users to limit the maximum value of CPUID. Execute Disable Bit This item allows users to enable or disable the No-Execution page protection technology.
Chapter 3 3.3.7 SATA Configuration AMI BIOS Setup Figure 3.10 SATA Configuration SATA Controller(s) This item allows users to enable or disable the SATA controller(s). SATA Mode Selection This item allows users to select mode of SATA controller(s). SATA Controller(s) This item allows users to enable or disable the SATA controller(s). SATA Mode Selection This item allows users to select mode of SATA controller(s).
3.3.8 AMT Configuration Figure 3.11 AMT Configuration Intel AMT This item allows users to enable or disable Intel AMT BIOS extension. BIOS Hotkey Pressed This item allows users to enable or disable BIOS hotkey press. MEBx Selection Screen This item allows users to enable or disable MEBx selection screen. Hide Un-Configuration ME Confirmation This item allows users to hide un-configure ME without password confirmation prompt.
Figure 3.12 PCH-FW Configuration Firmware Update Configuration This item allows users to enable or disable ME FW image re-flash function. 27 MIO-5271 User Manual AMI BIOS Setup 3.3.9 PCH-FW Configuration Chapter 3 PET Progress This item allows users to enable or disable PET events progress to receive PET events or not. AMT CIRA Timeout OEM defined timeout for MPS connection to be established. WatchDog This item allows users to enable or disable WatchDog Timer. OS Timer Set OS watchdog timer.
3.3.10 Intel® Rapid Start Technology Figure 3.13 Intel® Rapid Technology Intel® Rapid Start Technology This item allows users to enable or disable Rapid Start Technology, if supported.
Chapter 3 3.3.11 USB Configuration AMI BIOS Setup Figure 3.14 USB Configuration Legacy USB Support Enable the support for legacy USB. Auto option disables legacy support if no USB devices are connected. USB3.0 Support This item allows users to enable or disable USB3.0 support. XHCI Hand-Off This is a workaround for the OS without XHCI hand-off support. The XHCI ownership change should claim by XHCI driver. EHCI Hand-Off This is a workaround for the OS without EHCI hand-off support.
3.3.12 Embedded Controller Configuration Figure 3.15 Embedded Controller Configuration EC iManager WatchDog IRQ This item allows users to set the IRQ number of EC watchdog. EC Power Saving Mode This item allows users to set board's power saving mode when off. Backlight Mode This item allows users to set backlight Function. EC Watch Dog Function This item allows users to select EC watchdog timer.
Chapter 3 3.3.13 Super IO Configuration AMI BIOS Setup Figure 3.16 Super IO Configuration Serial Port 1 Configuration This item allows users to configure serial port 1. Serial Port 2 Configuration This item allows users to configure serial port 2. Serial Port 3 Configuration This item allows users to configure serial port 3. Serial Port 4 Configuration This item allows users to configure serial port 4.
3.3.14 Serial Port Console Redirection Figure 3.17 Serial Port Console Redirection Console Redirection This item allows users to enable or disable console redirection for Microsoft Windows Emergency Management Services (EMS). Console Redirection This item allows users to configuration console redirection detail settings.
Select the Chipset tab from the MIO-5271 setup screen to enter the Chipset BIOS Setup screen. You can display a Chipset BIOS Setup option by highlighting it using the keys. All Plug and Play BIOS Setup options are described in this section. The Plug and Play BIOS Setup screen is shown below. Chapter 3 3.4 Chipset AMI BIOS Setup Figure 3.
3.4.1 System Agent (SA) Configuration Figure 3.19 System Agent (SA) Configuration VT-d This item allows users to enable or disable VT-d. 3.4.1.1 Intel IGFX Configuration Figure 3.
Figure 3.21 LCD Control Primary IGFX Boot Display Select boot display device at post stage. LVDS This item allows user to enable or disable LVDS LCD Panel Type This item allows users to select panel resolution. 35 MIO-5271 User Manual AMI BIOS Setup LCD Control Chapter 3 Graphics Turbo IMON Current This item allows users to select which Graphics Turbo IMON Current. Primary Display This item allows users to select Primary Display. Internal Graphics This item allows users to enable or disable IGD.
3.4.1.2 Memory Configuration Figure 3.22 Memory Configuration Memory Information This item shows memory configuration parameters.
Chapter 3 3.4.2 PCH-IO Configuration AMI BIOS Setup Figure 3.23 PCH-IO Configuration PCI Express Clock Gating This item allows users to enable or disable PCI Express Clock Gating for each root port. PCI Express Configuration This item allows users to configuration PCIE1~PCIE8 root port detail settings. USB Configuration This item allows users to configuration detail of USB functions. PCH Azalia Configuration This item allows users to configuration detail of azalia functions.
3.4.2.1 PCI Express Configuration Figure 3.24 PCI Express Configuration PCI Express Clock Gating This item allows users to enable or disable PCI Express Clock Gating for each root port. DMI Link ASPM Control This item allows users to enable or disable the DMI Link ASPM Control. DMI Link Extended Synch Control This item allows users to configure Mini PCI Express setting. PCIe-USB Glitch W/A This item allows users to enable or disable PCIe-USB Glitch W/A.
Chapter 3 3.4.2.2 USB Configuration AMI BIOS Setup Figure 3.25 USB Configuration USB Precondition This item allows users to enable or disable USB Precondition. Precondition work on USB host controller and root ports for faster enumeration. XHCI Mode This item allows users to select mode of operation of XHCI mode. XHCI Idle L1 This item allows users to enable or disable XHCI Idle L1. XHCIIDLE L1 can be set to disable for LPT-LP Ax stepping to workaround USB3 hot plug will fail after 1 hot plug removal.
3.4.2.3 PCH Azalia Configuration Figure 3.26 PCH Azalia Configuration Azalia This item allows users to change Azalia settings. Control detection of the Azalia device. Disable- Azalia will be unconditionally Disabled Enabled- Azalia will be unconditionally Enabled Auto- Azalia will be enabled if present, disabled otherwise.
Chapter 3 3.5 Boot Settings AMI BIOS Setup Figure 3.27 Boot Setup Utility Setup Prompt Timeout This item allows users to select the number of seconds to wait for setup activation key. Bootup NumLock State Select the Power-on state for Numlock. Quiet Boot If this option is set to Disabled, the BIOS displays normal POST messages. If Enabled, an OEM Logo is shown instead of POST messages. Boot Option #1 This item allows users to set the system boot order.
3.6 Security Setup Figure 3.28 Password Configuration Select Security Setup from the MIO-5271 Setup main BIOS setup menu. All Security Setup options, such as password protection and virus protection are described in this section. To access the sub menu for the following items, select the item and press : Change Administrator / User Password: Select this option and press to access the sub menu, and then type in the password.
Chapter 3 3.7 Save & Exit AMI BIOS Setup Figure 3.29 Save & Exit 3.7.1 Save Changes and Exit When users have completed system configuration, select this option to save changes, exit BIOS setup menu and reboot the computer if necessary to take effect all system configuration parameters. 3.7.2 Discard Changes and Exit Select this option to quit Setup without making any permanent changes to the system configuration. 3.7.2.
3.7.6 Restore Defaults The MIO-5271 automatically configures all setup items to optimal settings when users select this option. Optimal Defaults are designed for maximum system performance, but may not work best for all computer applications. In particular, do not use the Optimal Defaults if the user's computer is experiencing system configuration problems. 3.7.
Chapter 4 MIOe Installation 4
The MI/O compact form factor SBC is a new-generation SBC design with a variety of mechanical improvements. Here is the quick installation guide for our thermal design and MIOe module installation. 4.1 Quick Installation Guide: 1. There is a Heatsink / Cooler in the white box inside the package. Carefully remove the release paper from the thermal pad before installation. 2.
Appendix A A Pin Assignments This appendix contains information of a detailed or specialized nature.
A.1 Jumper and Connector Tables J2 Auto Power On Setting Part Number 1653002101 Footprint HD_2x1P_79_D Description PIN HEADER 2*1P 180D(M)SQUARE 2.0mm DIP W/O Pb Setting Function NC Power Button for Power On J3 LCD Power Part Number 1653003201 Footprint HD_3x2P_79_D Description PIN HEADER 3*2P 180D(M) 2.0mm DIP SQUARE WO/Pb Setting Function (1-3)* +3.
12V Power Input Part Number 1655003865 Footprint WF_2x2P_165_BOX_RA_D_740SP Description ATX PWRCONN 2x2P 4.2mm 90D(M) DIP 740-77-04TS50 Pin Pin Name 1 GND 2 GND 3 +12V 4 +12V CN5 Power Switch Part Number 1655302020 Footprint WF_2P_79_BOX_R1_D Description WAFER BOX 2P 2.0mm 180D(M) DIP A2001WV2-2P Pin Pin Name 1 PSIN 2 GND CN7 Reset Part Number 1655302020 Footprint WF_2P_79_BOX_R1_D Description WAFER BOX 2P 2.
CN8 GPIO Part Number 1653004099 Footprint HD_5x2P_79_23N685B-10M10 Description BOX HEADER 5x2P 2.00mm 180D(M) SMD 23N685B-10M10 Pin Pin Name 1 +5V 2 GPIO4 3 GPIO0 4 GPIO5 5 GPIO1 6 GPIO6 7 GPIO2 8 GPIO7 9 GPIO3 10 GND CN9 VGA Part Number 1654000055 Footprint DBVGA-VF5MS Description D-SUB Conn.
DP/HDMI Part Number 1654010203 Footprint HDMICON_21P_845-002-217CRL Appendix A Pin Assignments CN10 Description Pin Pin Name 1 ML_Lane0(p)/TMDS Data2+ 2 GND/TMDS Data2 Shield 3 ML_Lane0(n)/TMDS Data2- 4 ML_Lane1(p)/TMDS Data1+ 5 GND/TMDS Data1 Shield 6 ML_Lane1(n)/TMDS Data1- 7 ML_Lane2(p)/TMDS Data0+ 8 GND/TMDS Data0 Shield 9 ML_Lane2(n)/TMDS Data0- 10 ML_Lane3(p)/TMDS Clock+ 11 GND/TMDS Clock Shield 12 ML_Lane3(n)/TMDS Clock- 13 NC 14 NC 15 AUX CH(p)/SCL 16 GND/SDA
CN11 SATA Part Number 1654007578 Footprint SATA_7P_WATF-07DBN6SB1U Description Serial ATA 7P 1.27mm 180D(M) SMD WATF-07DBN6SB1U Pin Pin Name 1 GND 2 TX+ 3 TX- 4 GND 5 RX- 6 RX+ 7 GND CN12 SATA Part Number 1654007578 Footprint SATA_7P_WATF-07DBN6SB1U Description Serial ATA 7P 1.
SATA Power Part Number 1655001154 Footprint WF_4P_98_BOX_R1_D Description WAFER BOX 4P 2.50mm 180D(M) DIP 24W1170-04S10-01 Pin Pin Name 1 +5V 2 GND 3 GND 4 +12V CN14 Mini PCIE Part Number 1654002538 Footprint MINIPCIE_HALF_PICO_ITX Description MINI PCI E 52P 6.8mm 90D SMD AS0B226-S68N7H Pin Pin Name 1 WAKE# 2 +3.3VSB 3 NC 4 GND 5 NC 6 +1.
25 PERp0 26 GND 27 GND 28 +1.5V 29 GND 30 SMB_CLK 31 PETn0 32 SMB_DATA 33 PETp0 34 GND 35 GND 36 USB D- 37 GND 38 USB D+ 39 +3.3VSB 40 GND 41 +3.3VSB 42 NC 43 GND 44 NC 45 NC 46 NC 47 NC 48 +1.5V 49 NC 50 GND 51 NC 52 +3.
SIM Part Number 1654010809-01 Footprint SIM_6P_5210622-SINR03 Appendix A Pin Assignments CN15 Description Pin Pin Name C1 UIM_PWR C2 UIM_RESET C3 UIM_CLK C5 GND C6 UIM_VPP C7 UIM_DATA CN16 External USB2.0+USB3.
CN17 External USB2.0+USB3.
COM1/COM2 Part Number 1653004793 Footprint HD_10x2P_79_23N685B-20M10 Description BOX HEADER 10x2P 2.
CN19 COM3/COM4/RS422/RS485 Part Number 1653004793 Footprint HD_10x2P_79_23N685B-20M10 Description BOX HEADER 10x2P 2.
LAN Part Number 1652003274 Footprint RJ45_28P_RTB-19GB9J1A Description PHONE JACK RJ45 28P DIP RTB-19GB9J1A Pin Pin Name A1 LAN1_MDI0+ A2 LAN1_MDI0- A3 LAN1_MDI1+ A4 LAN1_MDI1- A5 LAN1CONN A6 LAN1_GND A7 LAN1_MDI2+ A8 LAN1_MDI2- A9 LAN1_MDI3+ A10 LAN1_MDI3- A11 LAN1_ACT# A12 LAN1_a_ACT# B1 LAN2_MDI0+ B2 LAN2_MDI0- B3 LAN2_MDI1+ B4 LAN2_MDI1- B5 LAN2CONN B6 LAN2_GND B7 LAN2_MDI2+ B8 LAN2_MDI2- B9 LAN2_MDI3+ B10 LAN2_MDI3- B11 LAN2_ACT# B12 LAN2_a_ACT#
MIO-5271 User Manual 60
Audio Part Number 1653004099 Footprint HD_5x2P_79_23N685B-10M10 Description BOX HEADER 5x2P 2.00mm 180D(M) SMD 23N685B-10M10 Pin Pin Name 1 LOUTR 2 LINR 3 GND 4 GND 5 LOUTL 6 LINL 7 GND 8 GND 9 MIC1R 10 MIC1L Matching Cable: 1703100152 CN24 MIOe Part Number 1654006235 Footprint BB_40x2P_32_1625x285_2HOLD Description B/B Conn. 40x2P 0.
20 GND 21 NC 22 NC 23 NC 24 NC 25 GND 26 GND 27 PCIE_CLK+ 28 LOUTL 29 PCIE_CLK- 30 LOUTR 31 GND 32 AGND 33 SMB_STB_CLK 34 NC 35 SMB_STB_DAT 36 NC 37 PCIE_WAKE# 38 NC 39 RESET# 40 NC 41 PowerOn 42 CLK33M 43 NC 44 LPC_AD0 45 DDP_HPD 46 LPC_AD1 47 GND 48 LPC_AD2 49 DDP_AUX+ 50 LPC_AD3 51 DDP_AUX- 52 NC 53 GND 54 LPC_SERIRQ 55 DDP_D0+ 56 LPC_FRAME# 57 DDP_D0- 58 GND 59 GND 60 USB0_D+ 61 DDP_D1+ 62 USB0_D- 63 DDP_D1- 64 GND
USB1_D- 69 DDP_D2- 70 GND 71 GND 72 USB2_D+ 73 DDP_D3+ 74 USB2_D- 75 DDP_D3- 76 GND 77 GND 78 USB_OC# 79 +12VSB 80 +12VSB 83 GND 84 GND 85 GND 86 GND 87 +5VSB 88 +5VSB 89 +5VSB 90 +5VSB Appendix A Pin Assignments 68 63 MIO-5271 User Manual
CN25 Inverter Power Output Part Number 1655000453 Footprint WHL5V-2M-24W1140 Description WAFER BOX 2.0mm 5P 180D(M) DIP WO/Pb JIH VEI Pin Pin Name 1 +12V 2 GND 3 ENABKL 4 PWM 5 +5V CN26 48 bits LVDS Panel Part Number 1653920200 Footprint SPH20X2 Description B/B Conn. 40P 1.25mm 90D SMD DF13-40DP-1.
LVDS1_CLK- 27 LVDS0_CLK+ 28 LVDS1_CLK+ 29 GND 30 GND 31 NC 32 NC 33 GND 34 GND 35 LVDS0_D3- 36 LVDS1_D3- 37 LVDS0_D3+ 38 LVDS1_D3+ 39 NC 40 NC Appendix A Pin Assignments 26 65 MIO-5271 User Manual
CN29 SMBus Part Number 1655904020 Footprint FPC4V-125M Description WAFER 4P 1.25mm 180D(M) SMD 85205-04001 Pin Pin Name 1 GND 2 SMB_DAT 3 SMB_CLK 4 +5V CN31 Mini PCIE Part Number 1654002538 Footprint MINIPCIE_HALF_PICO2600 Description MINI PCI E 52P 6.8mm 90D SMD AS0B226-S68N7H Pin Pin Name 1 WAKE# 2 +3.3VSB 3 NC 4 GND 5 NC 6 +1.
+1.5V 29 GND 30 SMB_CLK 31 PETn0 32 SMB_DAT 33 PETp0 34 GND 35 GND 36 USB D- 37 GND 38 USB D+ 39 +3.3VSB 40 GND 41 +3.3VSB 42 NC 43 GND 44 NC 45 NC 46 NC 47 NC 48 +1.5V 49 NC 50 GND 51 NC 52 +3.
FAN1 System FAN Part Number 1655003010 Footprint WHP3VA Description Pin Pin Name 1 GND 2 +V12 3 N/C MIO-5271 User Manual 68
Appendix B B System Assignments This appendix contains information of a detailed nature.
B.1 System I/O Ports Table B.1: System I/O Ports Addr.
Table B.
MIO-5271 User Manual 72
Appendix C Watchdog Timer Sample Code C
C.1 Watchdog Timer Sample Code EC_Command_Port = 0x29Ah EC_Data_Port = 0x299h Write EC HW ram = 0x89 Watch dog event flag = 0x57 Watchdog reset delay time = 0x5E Reset event = 0x04 Start WDT function = 0x28 Stop WDT function = 0x29 Reset WDT function = 0x2A ==================================================== .model small .486p .stack 256 .data .code org 100h .STARTup mov dx, EC_Command_Port mov al,89h ; Write EC HW ram. out dx,al mov dx, EC_Data_Port mov al, 5Eh ; Watchdog reset delay time high byte index.
mov dx, EC_Command_Port mov al,28h ; start WDT function. (stop: 0x29, reset: 0x2A) out dx,al .exit END 75 MIO-5271 User Manual Appendix C Watchdog Timer Sample Code mov dx, EC_Data_Port mov al, 04h ; Reset event.
www.advantech.com Please verify specifications before quoting. This guide is intended for reference purposes only. All product specifications are subject to change without notice. No part of this publication may be reproduced in any form or by any means, electronic, photocopying, recording or otherwise, without prior written permission of the publisher. All brand and product names are trademarks or registered trademarks of their respective companies. © Advantech Co., Ltd.
