Datasheet

TIMING DIAGRAMS
T ,T,T :
WH0 WH1WL0
INPUT
(1)
CLOCK
INPUT
(1)
DATA/CONTROL
INPUT
(1)
T ,T ,T ,T ,T :
SU0 SU1 SU2 H0 H1
T
SU
T
H
V
CC
V
CC
GND
V
CC
GND
GND
50%
50%
50%
T
WH
T
WL
t ,t ,t ,t ,t ,t ,t ,t ,t :
R0 R1 F0 F1 D0 D1 D2 D3 D4
INPUT
(1)
50%
50%
90%
10%
OUTPUT
t
D
t ort
R F
V orV
OL OUTn
V orV
OH OUTn
GND
V
CC
TLC5947
www.ti.com ................................................................................................................................................. SBVS114A – JULY 2008 – REVISED SEPTEMBER 2008
(1) Input pulse rise and fall time is 1 ns to 3 ns.
Figure 7. Input Timing
(1) Input pulse rise and fall time is 1 ns to 3 ns.
Figure 8. Output Timing
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TLC5947